JPS647436B2 - - Google Patents
Info
- Publication number
- JPS647436B2 JPS647436B2 JP22492282A JP22492282A JPS647436B2 JP S647436 B2 JPS647436 B2 JP S647436B2 JP 22492282 A JP22492282 A JP 22492282A JP 22492282 A JP22492282 A JP 22492282A JP S647436 B2 JPS647436 B2 JP S647436B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- read
- write
- circuit
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000000630 rising effect Effects 0.000 claims description 11
- 238000010586 diagram Methods 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 230000004069 differentiation Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57224922A JPS59116979A (ja) | 1982-12-23 | 1982-12-23 | インタフエ−ス回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57224922A JPS59116979A (ja) | 1982-12-23 | 1982-12-23 | インタフエ−ス回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59116979A JPS59116979A (ja) | 1984-07-06 |
| JPS647436B2 true JPS647436B2 (enExample) | 1989-02-08 |
Family
ID=16821267
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57224922A Granted JPS59116979A (ja) | 1982-12-23 | 1982-12-23 | インタフエ−ス回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59116979A (enExample) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5622277A (en) * | 1979-07-27 | 1981-03-02 | Fujitsu Ltd | Random access memory |
-
1982
- 1982-12-23 JP JP57224922A patent/JPS59116979A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59116979A (ja) | 1984-07-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0198673B1 (en) | Image memory | |
| US3311891A (en) | Recirculating memory device with gated inputs | |
| JPS647436B2 (enExample) | ||
| US5751644A (en) | Data transition detect write control | |
| JPS6059433A (ja) | バツフア制御回路 | |
| US4238834A (en) | Apparatus for coordinating real time transfer of data from a processor to a magnetic media device | |
| JP2788729B2 (ja) | 制御信号発生回路 | |
| JPS6349811B2 (enExample) | ||
| JPH04106793A (ja) | メモリインタフェース回路 | |
| JP2558335B2 (ja) | 記憶装置への書き込み制御装置 | |
| JPH01202021A (ja) | 書き込みタイミング信号発生回路 | |
| JPH04192192A (ja) | マルチポートメモリ制御回路 | |
| JPS6040120B2 (ja) | 半導体記憶装置 | |
| SU487417A1 (ru) | Запоминающее устройство | |
| JPH04319597A (ja) | 記憶回路のための初期化設定回路 | |
| JPH0221618B2 (enExample) | ||
| JPS59100648A (ja) | 同期確立回路 | |
| JPS63118845A (ja) | 論理シミユレ−シヨン方式 | |
| JPS59231984A (ja) | 表示装置 | |
| JPH0675902A (ja) | Dma転送回路 | |
| JPS6234254A (ja) | メモリアクセス制御装置 | |
| JPH04315234A (ja) | メモリシステム | |
| JPS60183627A (ja) | ビツトマツプ・メモリ制御方式 | |
| JPS6232513B2 (enExample) | ||
| JPH04326134A (ja) | トレース装置 |