JPS5868091A - リフレツシユメモリのリ−ド方式 - Google Patents
リフレツシユメモリのリ−ド方式Info
- Publication number
- JPS5868091A JPS5868091A JP16745181A JP16745181A JPS5868091A JP S5868091 A JPS5868091 A JP S5868091A JP 16745181 A JP16745181 A JP 16745181A JP 16745181 A JP16745181 A JP 16745181A JP S5868091 A JPS5868091 A JP S5868091A
- Authority
- JP
- Japan
- Prior art keywords
- cpu
- data
- memory
- refresh memory
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims description 9
- 230000004044 response Effects 0.000 claims description 2
- 239000013256 coordination polymer Substances 0.000 description 6
- 238000010586 diagram Methods 0.000 description 3
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 3
- 230000001360 synchronised effect Effects 0.000 description 3
- 230000035807 sensation Effects 0.000 description 2
- 101001028691 Carybdea rastonii Toxin CrTX-A Proteins 0.000 description 1
- 235000006508 Nelumbo nucifera Nutrition 0.000 description 1
- 240000002853 Nelumbo nucifera Species 0.000 description 1
- 235000006510 Nelumbo pentapetala Nutrition 0.000 description 1
Landscapes
- Digital Computer Display Output (AREA)
- Information Transfer Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16745181A JPS5868091A (ja) | 1981-10-19 | 1981-10-19 | リフレツシユメモリのリ−ド方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16745181A JPS5868091A (ja) | 1981-10-19 | 1981-10-19 | リフレツシユメモリのリ−ド方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5868091A true JPS5868091A (ja) | 1983-04-22 |
| JPS636873B2 JPS636873B2 (OSRAM) | 1988-02-12 |
Family
ID=15849933
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16745181A Granted JPS5868091A (ja) | 1981-10-19 | 1981-10-19 | リフレツシユメモリのリ−ド方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5868091A (OSRAM) |
-
1981
- 1981-10-19 JP JP16745181A patent/JPS5868091A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS636873B2 (OSRAM) | 1988-02-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3013714B2 (ja) | 半導体記憶装置 | |
| JPH0421053A (ja) | 非同期データ伝送装置 | |
| JP2002323995A (ja) | トレース回路 | |
| JPS5868091A (ja) | リフレツシユメモリのリ−ド方式 | |
| JPH056913B2 (OSRAM) | ||
| JPH0325684A (ja) | 画像描画制御装置 | |
| JPS636872B2 (OSRAM) | ||
| JPS5839358A (ja) | メモリアクセス制御方式 | |
| JP3563223B2 (ja) | レジスタ回路 | |
| JPH05151142A (ja) | インタフエース回路 | |
| JP3119793B2 (ja) | クロック乗せ換え回路 | |
| JPS61103257A (ja) | メモリ制御回路 | |
| JPS6055589A (ja) | 記憶装置の制御方式 | |
| JP2712733B2 (ja) | 拡張入出力装置におけるデータ転送制御方式 | |
| JPH03248242A (ja) | メモリ制御回路 | |
| JPH086896A (ja) | データ処理装置 | |
| CN120762758A (zh) | 基于寄存器的双端口存储器电路 | |
| JPS5858667A (ja) | メモリ共有方式 | |
| JP2882831B2 (ja) | バスインタリーブ制御方法 | |
| JP3539823B2 (ja) | 割込み制御回路 | |
| JPH02304669A (ja) | 二重化制御装置 | |
| JPS6252591A (ja) | 画面メモリのアクセス制御方式 | |
| JPS58224382A (ja) | Ｃｒｔ表示用イメ−ジメモリのアクセス回路 | |
| JPH0353671B2 (OSRAM) | ||
| JP2002132579A (ja) | レジスタ制御装置 |