JPS636873B2 - - Google Patents

Info

Publication number
JPS636873B2
JPS636873B2 JP16745181A JP16745181A JPS636873B2 JP S636873 B2 JPS636873 B2 JP S636873B2 JP 16745181 A JP16745181 A JP 16745181A JP 16745181 A JP16745181 A JP 16745181A JP S636873 B2 JPS636873 B2 JP S636873B2
Authority
JP
Japan
Prior art keywords
cpu
refresh memory
control signal
reference clock
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP16745181A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5868091A (ja
Inventor
Takao Nakajima
Yukiharu Fukazawa
Yasuhiko Mori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Priority to JP16745181A priority Critical patent/JPS5868091A/ja
Publication of JPS5868091A publication Critical patent/JPS5868091A/ja
Publication of JPS636873B2 publication Critical patent/JPS636873B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Digital Computer Display Output (AREA)
  • Information Transfer Systems (AREA)
JP16745181A 1981-10-19 1981-10-19 リフレツシユメモリのリ−ド方式 Granted JPS5868091A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16745181A JPS5868091A (ja) 1981-10-19 1981-10-19 リフレツシユメモリのリ−ド方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16745181A JPS5868091A (ja) 1981-10-19 1981-10-19 リフレツシユメモリのリ−ド方式

Publications (2)

Publication Number Publication Date
JPS5868091A JPS5868091A (ja) 1983-04-22
JPS636873B2 true JPS636873B2 (OSRAM) 1988-02-12

Family

ID=15849933

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16745181A Granted JPS5868091A (ja) 1981-10-19 1981-10-19 リフレツシユメモリのリ−ド方式

Country Status (1)

Country Link
JP (1) JPS5868091A (OSRAM)

Also Published As

Publication number Publication date
JPS5868091A (ja) 1983-04-22

Similar Documents

Publication Publication Date Title
US5201036A (en) Data processor having wait state control unit
GB2143060A (en) Data processing system
US4545014A (en) Information processing apparatus
US4853847A (en) Data processor with wait control allowing high speed access
EP0359233A2 (en) Computer system and method for changing operation speed of system bus
KR0147703B1 (ko) 피씨아이 버스에서 플러그/플레이를 위한 배치회로
JPS636872B2 (OSRAM)
JPS636873B2 (OSRAM)
JP2634893B2 (ja) シングルチップマイクロコンピュータ
JPH09311812A (ja) マイクロコンピュータ
KR920005294B1 (ko) 듀얼포트 메모리 소자의 칩인에이블신호 제어회로
KR930005836B1 (ko) 컴퓨터에 외부 입출력 콘트롤러를 접속시킬 수 있는 cpu 대기시간 제어방법 및 시스템
JP3318125B2 (ja) Ｄｒａｍ制御回路
JPH03132852A (ja) バス非同期制御方式
JP2870812B2 (ja) 並列処理プロセッサ
JPH04372030A (ja) プロセッサのメモリアクセス方式
JPS5858667A (ja) メモリ共有方式
SU1182532A1 (ru) Устройство для синхронизации обращения к памяти
JPS61103257A (ja) メモリ制御回路
SU1522225A1 (ru) Устройство дл сопр жени процессора и видеоконтроллера
JP2570271B2 (ja) 半導体メモリ制御装置
JPS6252591A (ja) 画面メモリのアクセス制御方式
JPS626360A (ja) メモリ制御回路
JPH03188545A (ja) 画像メモリ制御装置
JPH07253962A (ja) 半導体装置