JPS58199533A - 半導体装置 - Google Patents
半導体装置Info
- Publication number
- JPS58199533A JPS58199533A JP57081448A JP8144882A JPS58199533A JP S58199533 A JPS58199533 A JP S58199533A JP 57081448 A JP57081448 A JP 57081448A JP 8144882 A JP8144882 A JP 8144882A JP S58199533 A JPS58199533 A JP S58199533A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- insulating film
- wirings
- aluminum
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/0518—Molybdenum [Mo] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48617—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
- H01L2224/48624—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01042—Molybdenum [Mo]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
め要約のデータは記録されません。
Description
【発明の詳細な説明】
本発明はMo (モリブデン)ゲート系MO8FET(
金属酸化物半導体電界効果トランジスタ)の電極構造に
関する。
金属酸化物半導体電界効果トランジスタ)の電極構造に
関する。
MoゲートMO8FETのMoゲート電極−配線構造に
おいては、第1図、第2図に示すように、Si(シリコ
ン)基板1上にうすい絶縁膜<5iOX膜)2を介して
設けた絶縁ゲート電極のMO層3の一部を絶縁膜(Sj
02膜)4上に延長し、第2の絶縁膜(PSG等)5の
スルーホール6を通してA1(アルミニウム)層からな
る配線7を接触させ、このA!配線7の延長部に広い面
積の配線端子8を形成しこれをポンディングパッドとし
てAu(金)ワイヤ9の先端ホールを熱圧着等の手段で
ボンディングしている。
おいては、第1図、第2図に示すように、Si(シリコ
ン)基板1上にうすい絶縁膜<5iOX膜)2を介して
設けた絶縁ゲート電極のMO層3の一部を絶縁膜(Sj
02膜)4上に延長し、第2の絶縁膜(PSG等)5の
スルーホール6を通してA1(アルミニウム)層からな
る配線7を接触させ、このA!配線7の延長部に広い面
積の配線端子8を形成しこれをポンディングパッドとし
てAu(金)ワイヤ9の先端ホールを熱圧着等の手段で
ボンディングしている。
Moゲート電極−A1配線構造では、ゲート抵抗はMO
とA−eとの接触部分がポンディングパッドから離れた
位置にあるためMo −A、e接触抵抗によって左右さ
れるっこのMo −A、aの接触部分においては、MO
層上にA、、e蒸着直後は接触抵抗は小さいが、A、e
固定のための通常の熱処理をするとMo−Aj?界面の
02が障壁となって抵抗値が太き(なる。このようにゲ
ート抵抗が太錠(なるとM OS F E’I’におけ
る高尚波%性がわるくなり、電力利得、雑音等の点で問
題があった。
とA−eとの接触部分がポンディングパッドから離れた
位置にあるためMo −A、e接触抵抗によって左右さ
れるっこのMo −A、aの接触部分においては、MO
層上にA、、e蒸着直後は接触抵抗は小さいが、A、e
固定のための通常の熱処理をするとMo−Aj?界面の
02が障壁となって抵抗値が太き(なる。このようにゲ
ート抵抗が太錠(なるとM OS F E’I’におけ
る高尚波%性がわるくなり、電力利得、雑音等の点で問
題があった。
本発明は上記した問題を解決するためのもので、その目
的は、MoゲートMO8FE’l’におけロMO−A、
#接触抵抗を低減し、高周波%性を改善することにある
。
的は、MoゲートMO8FE’l’におけロMO−A、
#接触抵抗を低減し、高周波%性を改善することにある
。
JR下木本発明一つの実施例にそっ℃詳述する。
第3図、第4図において、1は81基板、2はうすいゲ
ート絶縁膜(Sift膜)でこの土にM。
ート絶縁膜(Sift膜)でこの土にM。
層3を形成し、その一部をMO配線として厚い絶縁膜4
上に延長し、その配線端子を広(形成する。 □この上
に第2の絶縁膜(リン・シリケートガラス等)5の大径
のスルーホール6を通してM層8を接触させ、ポンディ
ングパッドとしてAuワイヤ9をボンディングする。こ
のAuワイヤのボンディングにより、A−e層を通して
AuとMoが近接又は接触し接触抵抗を下げることにな
る。
上に延長し、その配線端子を広(形成する。 □この上
に第2の絶縁膜(リン・シリケートガラス等)5の大径
のスルーホール6を通してM層8を接触させ、ポンディ
ングパッドとしてAuワイヤ9をボンディングする。こ
のAuワイヤのボンディングにより、A−e層を通して
AuとMoが近接又は接触し接触抵抗を下げることにな
る。
以上実施例で述べた本発明によれば下記の自由で前記目
的を達成できる。
的を達成できる。
(llMo −AJI接触部は在来のスルーホールが3
0μm×30μm程度であるのに対し、本発明ではポン
ディングパッド下にスルーホールを設けるために100
μm X 100μmと面積で約10倍相度も大きくな
れば接触抵抗は10分の1となる。
0μm×30μm程度であるのに対し、本発明ではポン
ディングパッド下にスルーホールを設けるために100
μm X 100μmと面積で約10倍相度も大きくな
れば接触抵抗は10分の1となる。
(21Mo −A−e接触部はポンディングパッドの面
下に設けられるため、Auワイ□ヤをU層に熱圧着によ
りボンディングするとき、Auの一部はMを通し、ある
いはMを突き抜けてMo層に近接ないし接触し、単位面
積における接触抵抗を小さぐすることができる。
下に設けられるため、Auワイ□ヤをU層に熱圧着によ
りボンディングするとき、Auの一部はMを通し、ある
いはMを突き抜けてMo層に近接ないし接触し、単位面
積における接触抵抗を小さぐすることができる。
(31Mo層による配線は在米のものより長くなるがM
O層自体のバルク抵抗はMo−A4接触抵抗よりも小さ
いから全体としてMo層の延、長、によるゲート抵抗へ
の影響は小さい。
O層自体のバルク抵抗はMo−A4接触抵抗よりも小さ
いから全体としてMo層の延、長、によるゲート抵抗へ
の影響は小さい。
(4)本発明によるMo−A−e構造をNるには配線パ
ターンを変えるだけでプロセスに変更はなく、又、MO
8FET全体の面積も特に増加しない。
ターンを変えるだけでプロセスに変更はなく、又、MO
8FET全体の面積も特に増加しない。
以上によりMo−A−e接触抵抗を低減することで、高
周波特性が著しく改善され、電力利得を例えば5〜10
dB(Ro太L 1ト20dB(Ro小)に改善し、又
、ノイズを5〜6d8から3〜4d、に改善することが
可能となった。
周波特性が著しく改善され、電力利得を例えば5〜10
dB(Ro太L 1ト20dB(Ro小)に改善し、又
、ノイズを5〜6d8から3〜4d、に改善することが
可能となった。
本発明はMo −A−e未配線を有する半導体装置、特
KMoゲート系MO8FETK適用するものである。
KMoゲート系MO8FETK適用するものである。
第1図は在来のMoグー)MOSFETの要部平面図、
第2図は第1図におけるA−A’断面図、第3図は本発
明によるMoグー)MOSFETの要部平面図、 第4図は第3図におけるA−X断面図である。 1・・・S+基板、2・・・うすい絶縁膜、3・・・M
o層、4・・・厚い絶縁膜、5・・・第2の絶縁膜、6
・・・スルーホール、7・・匂す層、8・・・ポンディ
ングパッド、9・・・Auワイヤ。 第 1 図 第 2 図 。
明によるMoグー)MOSFETの要部平面図、 第4図は第3図におけるA−X断面図である。 1・・・S+基板、2・・・うすい絶縁膜、3・・・M
o層、4・・・厚い絶縁膜、5・・・第2の絶縁膜、6
・・・スルーホール、7・・匂す層、8・・・ポンディ
ングパッド、9・・・Auワイヤ。 第 1 図 第 2 図 。
Claims (1)
- 1、電極の一部にモリブデン層を有し、このモリブデン
層にアルミニウム層を接触してそのアルミニウム層の延
長部を配線端子とした半導体装置において、モリブデン
層とアルミニウム層の接触部を配線端子の直下に形成し
たことを特徴とする半導体装置。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57081448A JPS58199533A (ja) | 1982-05-17 | 1982-05-17 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57081448A JPS58199533A (ja) | 1982-05-17 | 1982-05-17 | 半導体装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS58199533A true JPS58199533A (ja) | 1983-11-19 |
Family
ID=13746676
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57081448A Pending JPS58199533A (ja) | 1982-05-17 | 1982-05-17 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58199533A (ja) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4993622A (en) * | 1987-04-28 | 1991-02-19 | Texas Instruments Incorporated | Semiconductor integrated circuit chip interconnections and methods |
EP0646959A1 (en) * | 1993-09-30 | 1995-04-05 | Consorzio per la Ricerca sulla Microelettronica nel Mezzogiorno - CoRiMMe | Metallization and bonding process for manufacturing power semiconductor devices |
US5719448A (en) * | 1989-03-07 | 1998-02-17 | Seiko Epson Corporation | Bonding pad structures for semiconductor integrated circuits |
-
1982
- 1982-05-17 JP JP57081448A patent/JPS58199533A/ja active Pending
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4993622A (en) * | 1987-04-28 | 1991-02-19 | Texas Instruments Incorporated | Semiconductor integrated circuit chip interconnections and methods |
US5719448A (en) * | 1989-03-07 | 1998-02-17 | Seiko Epson Corporation | Bonding pad structures for semiconductor integrated circuits |
EP0646959A1 (en) * | 1993-09-30 | 1995-04-05 | Consorzio per la Ricerca sulla Microelettronica nel Mezzogiorno - CoRiMMe | Metallization and bonding process for manufacturing power semiconductor devices |
US5773899A (en) * | 1993-09-30 | 1998-06-30 | Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno | Bonding pad for a semiconductor chip |
US5869357A (en) * | 1993-09-30 | 1999-02-09 | Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno | Metallization and wire bonding process for manufacturing power semiconductor devices |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7659611B2 (en) | Vertical power semiconductor component, semiconductor device and methods for the production thereof | |
JP2922462B2 (ja) | 半導体デバイス | |
JPS60116239U (ja) | パワ−mosfetの実装構造 | |
JPS58199533A (ja) | 半導体装置 | |
EP0019883A2 (en) | Semiconductor device comprising a bonding pad | |
JPH05166984A (ja) | 半導体装置 | |
GB1196834A (en) | Improvement of Electrode Structure in a Semiconductor Device. | |
JPS62273755A (ja) | 電界効果トランジスタおよびその製造方法 | |
JPS59130455A (ja) | Mosトランジスタ集積回路 | |
JPH0526738Y2 (ja) | ||
JP3302811B2 (ja) | マイクロ波半導体装置 | |
JPH06291251A (ja) | 電力用半導体モジュール | |
JPH0364934A (ja) | 樹脂封止型半導体装置 | |
JPH01165133A (ja) | 半導体装置 | |
JP2789484B2 (ja) | 半導体装置 | |
JPS6354736A (ja) | 半導体装置 | |
JPH05226568A (ja) | 半導体装置 | |
JPS62111474A (ja) | 半導体集積回路装置 | |
JPS6367751A (ja) | 半導体装置 | |
JPS59124750A (ja) | 半導体装置 | |
JPH023300B2 (ja) | ||
JPS5994834A (ja) | リ−ドフレ−ム | |
JPS6079762A (ja) | 電子装置 | |
JPS57109350A (en) | Semiconductor device | |
JPH0449259B2 (ja) |