JPS6354736A - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS6354736A
JPS6354736A JP61199226A JP19922686A JPS6354736A JP S6354736 A JPS6354736 A JP S6354736A JP 61199226 A JP61199226 A JP 61199226A JP 19922686 A JP19922686 A JP 19922686A JP S6354736 A JPS6354736 A JP S6354736A
Authority
JP
Japan
Prior art keywords
grounding
conductor block
base
bonding
semiconductor chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP61199226A
Other languages
English (en)
Inventor
Takaaki Nakada
孝明 中田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP61199226A priority Critical patent/JPS6354736A/ja
Publication of JPS6354736A publication Critical patent/JPS6354736A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/4823—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a pin of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01072—Hafnium [Hf]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30107—Inductance

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 〔産業上の利用分野〕 大発明は、特に、高周波又は高速半導体チップを容器に
実装した状態の構造に関するものである。
〔従来の技術〕
従来の高周波又は高速牛導体チップの多くは、第２図ａ
１及びその断面図である第２図５１で示芒れる様に、接
地端子に接げされた基体１上にチップ３をマウントし、
外部引出し端子２にチップ３上の各ボンデングパッドよ
りボンデングワイヤー４によ）接続され、接地用ボンデ
ングパッドは、ボンデングワイヤー５により、基体１上
に接続されていた。
〔発明〃稍イ決しようとする問題点〕
しかし、第２図ａ及びｂに示す半導体装置では、半導体
チップ３には１００〜４００μｍ程度の高さを有するた
め、ボンデングワイヤー５の長さが、半導体チップ３の
高さの数倍程度必要となり、そのインダクタンスが、高
周波特性の劣化をきたす大きな要因となっていた。
〔問題点ヲ購決するための手段〕
不発明は、上記問題点を解決するため、基体上にマウン
トさｎ文子導体チップの近傍に、半導体チップと同程度
の高さを有する導体ブロックを同様にマウントし、半導
体チップ上の接地用ボンデングパッドより、ボンデング
ワイヤーにより前記導体ブロック上へ接続することで、
非常（て短距離で接続を可能とし、接地インダクタンス
？低減した構造を有する半導体装置を提供するものであ
る。
〔実施例〕
以下、本発明の実施例を図によって説明する。
第１図ａ及びｂは本発明の実施例である。基体１上に、
半導体ペレット３をマウントし、その各ボンデングパッ
ドよシ外部引出し端子２に、ボンデングワイヤー４によ
り接続されている。半導体ベレット３上の接地用ボンデ
ングパッドは、ボンデングワイヤー５により、基体１上
に半導体ペレット３に近接してマウントされた半導体ペ
レット３と同程度の高さを有する導体ブロック６上へ接
続されている。導体ブロック６は、高式に対して十分な
表面積を有し、ボンデングワイヤー５により接続された
点より基体１゛までの間のインダクタンスは、ボンデン
グワイヤーに比べて十分小はなものとする。
〔発明の効果〕
本発明の半導体装置では、接地用ボンデングワイヤー５
は、非常に短くてすみ、接地用インダクタンスは十分低
減可能であるため、艮好な高周波特性全有するものとな
る。
なお、本実施例では、接地用ボンデングワイヤーは、１
本のみであったが、複数本とすることで、さらに接地用
インダクタンスの低減が可能なことは言うまでもない。
【図面の簡単な説明】
第１図ａは本発明の半導体装置の平面図、第１図すはそ
のＡ−Ａ’断面図、第２図ａは従来の半導体装置の平面
図、第２図すはそのＡ−Ａ’断面図である。 １・・・・・・ケースの基体、２・・・・・・外部引出
し端子、３・・・・−・半導体チップ、４・・・・・・
外部引出しボンデングワイヤー、５・・・・・・接地用
ボンデングワイヤー、６・・・・・・導体ブロック。 代理人　弁理士　　内　原　　　＠　　　：〜

Claims (1)

    【特許請求の範囲】
  1. 接地基体、その上にマウントされた半導体チップ、及び
    半導体チップの近傍にマウントされ、半導体チップより
    ボンデングワイヤーで接続された導体ブロックにより構
    成されたことを特徴とする半導体装置。
JP61199226A 1986-08-25 1986-08-25 半導体装置 Pending JPS6354736A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61199226A JPS6354736A (ja) 1986-08-25 1986-08-25 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61199226A JPS6354736A (ja) 1986-08-25 1986-08-25 半導体装置

Publications (1)

Publication Number Publication Date
JPS6354736A true JPS6354736A (ja) 1988-03-09

Family

ID=16404243

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61199226A Pending JPS6354736A (ja) 1986-08-25 1986-08-25 半導体装置

Country Status (1)

Country Link
JP (1) JPS6354736A (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5219666A (en) * 1990-03-23 1993-06-15 W.R. Grace & Co.-Conn. Oriented film of high clarity and gloss
US5389448A (en) * 1990-08-13 1995-02-14 W.R. Grace & Co.-Conn. Blends of polypropylene and ethylene copolymer and films made from the blend
US5674608A (en) * 1989-07-28 1997-10-07 W. R. Grace & Co.-Conn. Double bubble process for making strong, thin film

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5674608A (en) * 1989-07-28 1997-10-07 W. R. Grace & Co.-Conn. Double bubble process for making strong, thin film
US5674607A (en) * 1989-07-28 1997-10-07 W. R. Grace & Co.-Conn. Double bubble process for making strong, thin films
US5219666A (en) * 1990-03-23 1993-06-15 W.R. Grace & Co.-Conn. Oriented film of high clarity and gloss
US5389448A (en) * 1990-08-13 1995-02-14 W.R. Grace & Co.-Conn. Blends of polypropylene and ethylene copolymer and films made from the blend

Similar Documents

Publication Publication Date Title
JPS6054461A (ja) 集積回路装置
KR970013236A (ko) 금속 회로 기판을 갖는 칩 스케일 패키지
KR920007132A (ko) 집적회로용 절연리드 프레임 및 그의 제조방법
JPH03169062A (ja) 半導体装置
US6329710B1 (en) Integrated circuit package electrical enhancement
JP2938344B2 (ja) 半導体装置
JPH0238446Y2 (ja)
JPS6354736A (ja) 半導体装置
JPS63202948A (ja) リ−ドフレ−ム
JP2587722Y2 (ja) 半導体装置
JPS6233328Y2 (ja)
JPS6352457A (ja) 半導体装置
JP2507855B2 (ja) 半導体装置
JPH08222683A (ja) 半導体装置用リードフレームおよび半導体装置
JPS61283137A (ja) 半導体装置
JPH0621319A (ja) 半導体装置用リードフレーム
JPS605055B2 (ja) 半導体装置
JPH07114217B2 (ja) テープキャリア方式の半導体装置
JPH02112242A (ja) 半導体装置
JPH0226243U (ja)
JPS5840339B2 (ja) 高周波トランジスタ
JPS6025243A (ja) 半導体装置
JPS62281458A (ja) 高周波トランジスタ
JPH04109659A (ja) 半導体装置用パッケージ
JPH0226056A (ja) 半導体装置