JPS58153289A - フア−ストイン・フア−ストアウト・メモリ回路 - Google Patents

フア−ストイン・フア−ストアウト・メモリ回路

Info

Publication number
JPS58153289A
JPS58153289A JP57033783A JP3378382A JPS58153289A JP S58153289 A JPS58153289 A JP S58153289A JP 57033783 A JP57033783 A JP 57033783A JP 3378382 A JP3378382 A JP 3378382A JP S58153289 A JPS58153289 A JP S58153289A
Authority
JP
Japan
Prior art keywords
output
input
shift
memory
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57033783A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0223954B2 (enExample
Inventor
Hiroshi Toguchi
渡口　博
Kuniaki Murakoshi
村越　邦昭
Takao Ishikawa
石川　隆夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Fujitsu Telecom Networks Ltd
Original Assignee
Nippon Telegraph and Telephone Corp
Fujitsu Telecom Networks Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp, Fujitsu Telecom Networks Ltd filed Critical Nippon Telegraph and Telephone Corp
Priority to JP57033783A priority Critical patent/JPS58153289A/ja
Publication of JPS58153289A publication Critical patent/JPS58153289A/ja
Publication of JPH0223954B2 publication Critical patent/JPH0223954B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Shift Register Type Memory (AREA)
JP57033783A 1982-03-05 1982-03-05 フア−ストイン・フア−ストアウト・メモリ回路 Granted JPS58153289A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57033783A JPS58153289A (ja) 1982-03-05 1982-03-05 フア−ストイン・フア−ストアウト・メモリ回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57033783A JPS58153289A (ja) 1982-03-05 1982-03-05 フア−ストイン・フア−ストアウト・メモリ回路

Publications (2)

Publication Number Publication Date
JPS58153289A true JPS58153289A (ja) 1983-09-12
JPH0223954B2 JPH0223954B2 (enExample) 1990-05-25

Family

ID=12396057

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57033783A Granted JPS58153289A (ja) 1982-03-05 1982-03-05 フア−ストイン・フア−ストアウト・メモリ回路

Country Status (1)

Country Link
JP (1) JPS58153289A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63104289A (ja) * 1986-10-22 1988-05-09 Nec Corp 半導体メモリ
JPS63155498A (ja) * 1986-12-19 1988-06-28 Fujitsu Ltd 半導体記憶装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63104289A (ja) * 1986-10-22 1988-05-09 Nec Corp 半導体メモリ
JPS63155498A (ja) * 1986-12-19 1988-06-28 Fujitsu Ltd 半導体記憶装置

Also Published As

Publication number Publication date
JPH0223954B2 (enExample) 1990-05-25

Similar Documents

Publication Publication Date Title
JPS6240740B2 (enExample)
JPH0731614B2 (ja) データ転送方法
JPH04301290A (ja) 先入れ先出しメモリ回路
JPS58153289A (ja) フア−ストイン・フア−ストアウト・メモリ回路
US6510483B1 (en) Circuit, architecture and method for reading an address counter and/or matching a bus width through one or more synchronous ports
JPH01147648A (ja) データ記憶装置
JPS61149989A (ja) 半導体記憶装置
JPH027284A (ja) 集積回路
KR920009435B1 (ko) 듀얼 포트 메모리 소자의 데이타 전송방법
JP2526293B2 (ja) スキャン回路アクセス装置
JP2595707B2 (ja) メモリ装置
JP2760742B2 (ja) ビット数の異なるデータバスの接続装置
JPH02212952A (ja) メモリアクセス制御方式
JPH01291321A (ja) 論理回路
JP2767811B2 (ja) ビデオデータ処理装置
JPS63106989A (ja) 半導体記憶装置
KR0121145B1 (ko) 씨디롬 디코더의 디엠에이 제어회로
KR930003994B1 (ko) 데이터 인터페이스회로
JPS59186016A (ja) 記憶回路
JPS6386185A (ja) キユ−処理用バツフア装置
JPS58215778A (ja) バツフア記憶制御方式
JPH01103757A (ja) データ転送装置
JPH0225109A (ja) Ｌｓｉ
JPH03292698A (ja) シフトレジスタ回路
JPH01126744A (ja) データ処理装置