JPS5758214A - Forming circuit of data sampling clock - Google Patents

Forming circuit of data sampling clock

Info

Publication number
JPS5758214A
JPS5758214A JP55132526A JP13252680A JPS5758214A JP S5758214 A JPS5758214 A JP S5758214A JP 55132526 A JP55132526 A JP 55132526A JP 13252680 A JP13252680 A JP 13252680A JP S5758214 A JPS5758214 A JP S5758214A
Authority
JP
Japan
Prior art keywords
clock
phase
constitution
circuit
reproducing signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP55132526A
Other languages
English (en)
Other versions
JPH0159669B2 (ja
Inventor
Mitsushige Tadami
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP55132526A priority Critical patent/JPS5758214A/ja
Publication of JPS5758214A publication Critical patent/JPS5758214A/ja
Publication of JPH0159669B2 publication Critical patent/JPH0159669B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B5/00—Recording by magnetisation or demagnetisation of a record carrier; Reproducing by magnetic means; Record carriers therefor
    • G11B5/02—Recording, reproducing, or erasing methods; Read, write or erase circuits therefor
    • G11B5/09—Digital recording
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals

Landscapes

  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP55132526A 1980-09-24 1980-09-24 Forming circuit of data sampling clock Granted JPS5758214A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55132526A JPS5758214A (en) 1980-09-24 1980-09-24 Forming circuit of data sampling clock

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55132526A JPS5758214A (en) 1980-09-24 1980-09-24 Forming circuit of data sampling clock

Publications (2)

Publication Number Publication Date
JPS5758214A true JPS5758214A (en) 1982-04-07
JPH0159669B2 JPH0159669B2 (ja) 1989-12-19

Family

ID=15083352

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55132526A Granted JPS5758214A (en) 1980-09-24 1980-09-24 Forming circuit of data sampling clock

Country Status (1)

Country Link
JP (1) JPS5758214A (ja)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6386630A (ja) * 1986-09-29 1988-04-18 Nec Corp 並列伝送路におけるフレ−ム同期方式
JPH03214942A (ja) * 1990-01-19 1991-09-20 Otari Kk ディジタル信号時間差補正回路
JP2010541322A (ja) * 2007-09-21 2010-12-24 クゥアルコム・インコーポレイテッド 信号追跡を行う信号生成器
US8385474B2 (en) 2007-09-21 2013-02-26 Qualcomm Incorporated Signal generator with adjustable frequency

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5122157A (en) * 1974-08-19 1976-02-21 Hiroo Senkichoshi Oogatareizokono dannetsukoho narabini sonokogu
JPS5322253U (ja) * 1976-08-03 1978-02-24
JPS5334112U (ja) * 1976-08-31 1978-03-25
JPS5533190Y2 (ja) * 1976-05-06 1980-08-07

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5951042B2 (ja) * 1978-09-26 1984-12-12 ティーディーケイ株式会社 時間軸制御方式

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5122157A (en) * 1974-08-19 1976-02-21 Hiroo Senkichoshi Oogatareizokono dannetsukoho narabini sonokogu
JPS5533190Y2 (ja) * 1976-05-06 1980-08-07
JPS5322253U (ja) * 1976-08-03 1978-02-24
JPS5334112U (ja) * 1976-08-31 1978-03-25

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6386630A (ja) * 1986-09-29 1988-04-18 Nec Corp 並列伝送路におけるフレ−ム同期方式
JPH03214942A (ja) * 1990-01-19 1991-09-20 Otari Kk ディジタル信号時間差補正回路
JP2010541322A (ja) * 2007-09-21 2010-12-24 クゥアルコム・インコーポレイテッド 信号追跡を行う信号生成器
JP2010541321A (ja) * 2007-09-21 2010-12-24 クゥアルコム・インコーポレイテッド 調整可能位相を有する信号生成器
US8385474B2 (en) 2007-09-21 2013-02-26 Qualcomm Incorporated Signal generator with adjustable frequency

Also Published As

Publication number Publication date
JPH0159669B2 (ja) 1989-12-19

Similar Documents

Publication Publication Date Title
JPS5758214A (en) Forming circuit of data sampling clock
JPS5686582A (en) Quantizing system at reception side for video information transmitter
JPS5435666A (en) Timing extraction system
JPS5758213A (en) Phase controlling circuit
US4267512A (en) Digital frequency divider
JPS5784441A (en) Photometric device
JPS5532177A (en) Logic wave generator
JPS5647837A (en) Delay circuit
JPS5538604A (en) Memory device
JPS57107642A (en) Counter reset system
SU1029403A1 (ru) Многоканальный генератор импульсов
JPS5654142A (en) Timing generating circuit
JPS6416013A (en) Clock distribution circuit
SU961119A1 (ru) Генератор запаздывающих и опережающих импульсов
SU953703A2 (ru) Многоканальный программируемый генератор импульсов
JPS5710566A (en) Decoding circuit
JPS55135448A (en) Extracting system for manchester code clock
JPS5654383A (en) Electronic watch
JPS5696526A (en) Timing signal generating system
JPS553265A (en) Reception timing device for digital code
JPS5746552A (en) Clock generating circuit of dual system
JPS5765047A (en) Split phase type data generating system
JPS56120278A (en) Frequency discriminating circuit
JPS5689156A (en) Repeater for digital communication
JPS5597764A (en) Decoding circuit for dmi code