JPS5765047A - Split phase type data generating system - Google Patents

Split phase type data generating system

Info

Publication number
JPS5765047A
JPS5765047A JP14052480A JP14052480A JPS5765047A JP S5765047 A JPS5765047 A JP S5765047A JP 14052480 A JP14052480 A JP 14052480A JP 14052480 A JP14052480 A JP 14052480A JP S5765047 A JPS5765047 A JP S5765047A
Authority
JP
Japan
Prior art keywords
data
shift register
selector
generating system
data generating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14052480A
Other languages
Japanese (ja)
Other versions
JPS6130774B2 (en
Inventor
Hitoshi Shibayama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP14052480A priority Critical patent/JPS5765047A/en
Publication of JPS5765047A publication Critical patent/JPS5765047A/en
Publication of JPS6130774B2 publication Critical patent/JPS6130774B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/38Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40Transmitting circuits; Receiving circuits
    • H04L25/49Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4904Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using self-synchronising codes, e.g. split-phase codes

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)

Abstract

PURPOSE:To simplify programs and to reduce the processing time, by setting the data of NRZ type and inverted data to a shift register and outputting the content alternately. CONSTITUTION:An NRZ is set to a shift register 11 and inverted data is set to a shift register 12. The number of bits to be processed is set to adown counter 15. Clock pulses are frequency-divided at an FF13 and applied to registers 11, 12, and the data set to the shift registers 11, 12 is outputted serially and applied to the data selector. The data inputted to the selector 14 is outputted with switching of input data A, B with the clock signal inputted to a terminal C of the selector 14. This output is serially to a shift register 16, and it is read out as a split form data after all the bits are arranged. Through this system, since the discriminated part is not necessary, the program can be simplified and the processing time can be reduced.
JP14052480A 1980-10-09 1980-10-09 Split phase type data generating system Granted JPS5765047A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14052480A JPS5765047A (en) 1980-10-09 1980-10-09 Split phase type data generating system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14052480A JPS5765047A (en) 1980-10-09 1980-10-09 Split phase type data generating system

Publications (2)

Publication Number Publication Date
JPS5765047A true JPS5765047A (en) 1982-04-20
JPS6130774B2 JPS6130774B2 (en) 1986-07-16

Family

ID=15270665

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14052480A Granted JPS5765047A (en) 1980-10-09 1980-10-09 Split phase type data generating system

Country Status (1)

Country Link
JP (1) JPS5765047A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04109479A (en) * 1990-12-28 1992-04-10 Matsushita Electric Ind Co Ltd Tape cassette

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04109479A (en) * 1990-12-28 1992-04-10 Matsushita Electric Ind Co Ltd Tape cassette

Also Published As

Publication number Publication date
JPS6130774B2 (en) 1986-07-16

Similar Documents

Publication Publication Date Title
JPS647252A (en) Array processing system
EP0040309A3 (en) A recursively operating information handling system and apparatus for recursively decoding an instantaneous fifo binary arithmetic number string
EP0404127A3 (en) Signal generator
GB1053189A (en)
JPS5765047A (en) Split phase type data generating system
JPS5532177A (en) Logic wave generator
ES485422A1 (en) Digital signal processing system
JPS5710566A (en) Decoding circuit
JPS573293A (en) Delay circuit
JPS5758214A (en) Forming circuit of data sampling clock
JPS57103175A (en) Automatic music selector
JPS5685127A (en) Digital signal processor
JPS5674746A (en) Data processing unit
SU1432516A1 (en) Apparatus for dividing frequencies of two pulse trains
JPS57705A (en) Operating method of ladder circuit input part on column cycle system
JPS5698030A (en) Odd dividing circuit
SU669354A1 (en) Modulo three adder
SU1325454A1 (en) Multichannel device for time shift of coincidence pulses
SU1193822A1 (en) Interval-to-digital converter
JPS5753170A (en) Bit discriminating circuit
SU1322480A1 (en) Device for determining number of ones in binary number
SU824419A2 (en) Device for multiplying periodic pulse repetition frequency
SU1322334A1 (en) Device for counting articles
JPS5624630A (en) Plural input and output device control system
JPS5629892A (en) Clear control circuit