JPH11329923A - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法Info
- Publication number
- JPH11329923A JPH11329923A JP10126945A JP12694598A JPH11329923A JP H11329923 A JPH11329923 A JP H11329923A JP 10126945 A JP10126945 A JP 10126945A JP 12694598 A JP12694598 A JP 12694598A JP H11329923 A JPH11329923 A JP H11329923A
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor
- epitaxial layer
- wafer alignment
- alignment mark
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54453—Marks applied to semiconductor devices or parts for use prior to dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
- Solid State Image Pick-Up Elements (AREA)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10126945A JPH11329923A (ja) | 1998-05-11 | 1998-05-11 | 半導体装置の製造方法 |
| TW088107163A TW432708B (en) | 1998-05-11 | 1999-05-03 | Method for enhancing the alignment accuracy of semiconductor devices |
| EP99108764A EP0961320A3 (en) | 1998-05-11 | 1999-05-03 | Semiconductor wafer comprising an epitaxial layer and an alignment mark |
| US09/306,727 US6358814B1 (en) | 1998-05-11 | 1999-05-07 | Method for manufacturing semiconductor devices having an epitaxial layer and wafer alignment marks |
| KR1019990016707A KR100610717B1 (ko) | 1998-05-11 | 1999-05-11 | 반도체 장치의 제조 방법 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10126945A JPH11329923A (ja) | 1998-05-11 | 1998-05-11 | 半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH11329923A true JPH11329923A (ja) | 1999-11-30 |
| JPH11329923A5 JPH11329923A5 (enExample) | 2005-09-08 |
Family
ID=14947792
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10126945A Pending JPH11329923A (ja) | 1998-05-11 | 1998-05-11 | 半導体装置の製造方法 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US6358814B1 (enExample) |
| EP (1) | EP0961320A3 (enExample) |
| JP (1) | JPH11329923A (enExample) |
| KR (1) | KR100610717B1 (enExample) |
| TW (1) | TW432708B (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2019039173A1 (ja) * | 2017-08-21 | 2019-02-28 | ソニーセミコンダクタソリューションズ株式会社 | 半導体装置および半導体装置の製造方法 |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6531374B2 (en) * | 2001-08-10 | 2003-03-11 | Taiwan Semiconductor Manufacturing Co., Ltd | Overlay shift correction for the deposition of epitaxial silicon layer and post-epitaxial silicon layers in a semiconductor device |
| FR2869459B1 (fr) | 2004-04-21 | 2006-08-04 | Commissariat Energie Atomique | Realignement entre niveaux apres une etape d'epitaxie. |
| CN113109997B (zh) * | 2021-03-18 | 2022-08-26 | 上海信及光子集成技术有限公司 | 测量外延前后光刻套刻误差的方法及结构 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4632724A (en) * | 1985-08-19 | 1986-12-30 | International Business Machines Corporation | Visibility enhancement of first order alignment marks |
| US4936930A (en) * | 1988-01-06 | 1990-06-26 | Siliconix Incorporated | Method for improved alignment for semiconductor devices with buried layers |
| JPH0291690A (ja) * | 1988-09-28 | 1990-03-30 | Toshiba Corp | 拡大縮小表示方式 |
| JPH0478123A (ja) * | 1990-07-20 | 1992-03-12 | Fujitsu Ltd | 半導体装置の製造方法 |
| US5300797A (en) * | 1992-03-31 | 1994-04-05 | Sgs-Thomson Microelectronics, Inc. | Coplanar twin-well integrated circuit structure |
| JPH05343319A (ja) * | 1992-06-09 | 1993-12-24 | Sumitomo Electric Ind Ltd | 半導体装置の製造方法 |
| JPH07130603A (ja) * | 1993-06-24 | 1995-05-19 | Hitachi Ltd | 半導体装置の製造方法 |
| KR0170909B1 (ko) * | 1995-09-27 | 1999-03-30 | 김주용 | 반도체 소자의 오버레이 검사방법 |
| JPH09181189A (ja) * | 1995-12-25 | 1997-07-11 | Toshiba Corp | 半導体装置の製造方法 |
-
1998
- 1998-05-11 JP JP10126945A patent/JPH11329923A/ja active Pending
-
1999
- 1999-05-03 EP EP99108764A patent/EP0961320A3/en not_active Withdrawn
- 1999-05-03 TW TW088107163A patent/TW432708B/zh not_active IP Right Cessation
- 1999-05-07 US US09/306,727 patent/US6358814B1/en not_active Expired - Fee Related
- 1999-05-11 KR KR1019990016707A patent/KR100610717B1/ko not_active Expired - Fee Related
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2019039173A1 (ja) * | 2017-08-21 | 2019-02-28 | ソニーセミコンダクタソリューションズ株式会社 | 半導体装置および半導体装置の製造方法 |
| US11329002B2 (en) | 2017-08-21 | 2022-05-10 | Sony Semiconductor Solutions Corporation | Semiconductor device and fabrication method for semiconductor device |
Also Published As
| Publication number | Publication date |
|---|---|
| US6358814B1 (en) | 2002-03-19 |
| EP0961320A3 (en) | 2001-01-17 |
| EP0961320A2 (en) | 1999-12-01 |
| TW432708B (en) | 2001-05-01 |
| KR19990088170A (ko) | 1999-12-27 |
| KR100610717B1 (ko) | 2006-08-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3060261B2 (ja) | 半導体装置の製造方法 | |
| JPH11212052A (ja) | 液晶表示装置およびその製造方法 | |
| EP0129915B1 (en) | A method of manufacturing an integrated circuit device | |
| JPS6081839A (ja) | 半導体装置の製造方法 | |
| JPH11329923A (ja) | 半導体装置の製造方法 | |
| JP2007281157A (ja) | 半導体装置の製造方法 | |
| JP4439935B2 (ja) | 半導体装置の製造方法 | |
| JPS6387762A (ja) | 半導体装置の製造方法 | |
| JPH05234901A (ja) | 結晶成長方法 | |
| US20060205139A1 (en) | Method for forming plural kinds of wells on a single semiconductor substrate | |
| US20180358301A1 (en) | Semiconductor device and its manufacturing method | |
| JP3913300B2 (ja) | 半導体集積回路 | |
| JPS62128118A (ja) | 半導体装置 | |
| JPH0340415A (ja) | アライメントマーク及びアライメントマーク形成方法 | |
| JP2004214299A (ja) | 半導体装置の製造方法 | |
| JP2003258049A (ja) | 半導体装置の製造方法 | |
| JPH0265118A (ja) | 半導体素子の製造方法 | |
| JPH036058A (ja) | 半導体装置 | |
| JPS63108717A (ja) | 半導体装置の製造方法 | |
| JPH0590112A (ja) | 半導体装置の製造方法 | |
| JPS6224617A (ja) | エピタキシヤル成長方法 | |
| JPH0311658A (ja) | 半導体装置の製造方法 | |
| JPH01241868A (ja) | 半導体装置 | |
| JP2001168007A (ja) | エピタキシャル成長方法及び半導体素子 | |
| JPH11260682A (ja) | アライメントマークの形成方法及び半導体装置の製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20041018 |
|
| RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20050131 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20050318 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20050318 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20061201 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20061212 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070130 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20070227 |