KR100610717B1 - 반도체 장치의 제조 방법 - Google Patents

반도체 장치의 제조 방법 Download PDF

Info

Publication number
KR100610717B1
KR100610717B1 KR1019990016707A KR19990016707A KR100610717B1 KR 100610717 B1 KR100610717 B1 KR 100610717B1 KR 1019990016707 A KR1019990016707 A KR 1019990016707A KR 19990016707 A KR19990016707 A KR 19990016707A KR 100610717 B1 KR100610717 B1 KR 100610717B1
Authority
KR
South Korea
Prior art keywords
epitaxial layer
wafer alignment
semiconductor
alignment mark
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1019990016707A
Other languages
English (en)
Korean (ko)
Other versions
KR19990088170A (ko
Inventor
하라다고우이찌
Original Assignee
소니 가부시끼 가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 소니 가부시끼 가이샤 filed Critical 소니 가부시끼 가이샤
Publication of KR19990088170A publication Critical patent/KR19990088170A/ko
Application granted granted Critical
Publication of KR100610717B1 publication Critical patent/KR100610717B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W46/00Marks applied to devices, e.g. for alignment or identification
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W46/00Marks applied to devices, e.g. for alignment or identification
    • H10W46/501Marks applied to devices, e.g. for alignment or identification for use before dicing

Landscapes

  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
  • Solid State Image Pick-Up Elements (AREA)
KR1019990016707A 1998-05-11 1999-05-11 반도체 장치의 제조 방법 Expired - Fee Related KR100610717B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP10126945A JPH11329923A (ja) 1998-05-11 1998-05-11 半導体装置の製造方法
JP1998-126945 1998-05-11

Publications (2)

Publication Number Publication Date
KR19990088170A KR19990088170A (ko) 1999-12-27
KR100610717B1 true KR100610717B1 (ko) 2006-08-09

Family

ID=14947792

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019990016707A Expired - Fee Related KR100610717B1 (ko) 1998-05-11 1999-05-11 반도체 장치의 제조 방법

Country Status (5)

Country Link
US (1) US6358814B1 (enExample)
EP (1) EP0961320A3 (enExample)
JP (1) JPH11329923A (enExample)
KR (1) KR100610717B1 (enExample)
TW (1) TW432708B (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11329002B2 (en) 2017-08-21 2022-05-10 Sony Semiconductor Solutions Corporation Semiconductor device and fabrication method for semiconductor device

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6531374B2 (en) * 2001-08-10 2003-03-11 Taiwan Semiconductor Manufacturing Co., Ltd Overlay shift correction for the deposition of epitaxial silicon layer and post-epitaxial silicon layers in a semiconductor device
FR2869459B1 (fr) 2004-04-21 2006-08-04 Commissariat Energie Atomique Realignement entre niveaux apres une etape d'epitaxie.
CN113109997B (zh) * 2021-03-18 2022-08-26 上海信及光子集成技术有限公司 测量外延前后光刻套刻误差的方法及结构

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0291690A (ja) * 1988-09-28 1990-03-30 Toshiba Corp 拡大縮小表示方式
JPH05343319A (ja) * 1992-06-09 1993-12-24 Sumitomo Electric Ind Ltd 半導体装置の製造方法
US5294556A (en) * 1990-07-20 1994-03-15 Fujitsu Limited Method for fabricating an SOI device in alignment with a device region formed in a semiconductor substrate
JPH07130603A (ja) * 1993-06-24 1995-05-19 Hitachi Ltd 半導体装置の製造方法
JPH09181189A (ja) * 1995-12-25 1997-07-11 Toshiba Corp 半導体装置の製造方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4632724A (en) * 1985-08-19 1986-12-30 International Business Machines Corporation Visibility enhancement of first order alignment marks
US4936930A (en) * 1988-01-06 1990-06-26 Siliconix Incorporated Method for improved alignment for semiconductor devices with buried layers
US5300797A (en) * 1992-03-31 1994-04-05 Sgs-Thomson Microelectronics, Inc. Coplanar twin-well integrated circuit structure
KR0170909B1 (ko) * 1995-09-27 1999-03-30 김주용 반도체 소자의 오버레이 검사방법

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0291690A (ja) * 1988-09-28 1990-03-30 Toshiba Corp 拡大縮小表示方式
US5294556A (en) * 1990-07-20 1994-03-15 Fujitsu Limited Method for fabricating an SOI device in alignment with a device region formed in a semiconductor substrate
JPH05343319A (ja) * 1992-06-09 1993-12-24 Sumitomo Electric Ind Ltd 半導体装置の製造方法
JPH07130603A (ja) * 1993-06-24 1995-05-19 Hitachi Ltd 半導体装置の製造方法
JPH09181189A (ja) * 1995-12-25 1997-07-11 Toshiba Corp 半導体装置の製造方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11329002B2 (en) 2017-08-21 2022-05-10 Sony Semiconductor Solutions Corporation Semiconductor device and fabrication method for semiconductor device

Also Published As

Publication number Publication date
EP0961320A3 (en) 2001-01-17
TW432708B (en) 2001-05-01
US6358814B1 (en) 2002-03-19
EP0961320A2 (en) 1999-12-01
JPH11329923A (ja) 1999-11-30
KR19990088170A (ko) 1999-12-27

Similar Documents

Publication Publication Date Title
CN100463224C (zh) 薄膜半导体衬底及制造方法、薄膜半导体器件及制造方法
US6563320B1 (en) Mask alignment structure for IC layers
US20090096116A1 (en) Alignment mark and mehtod for forming the same
KR100315911B1 (ko) 액정 표시 장치 패널, 그 제조 방법 및 정렬 방법
JP2002270850A (ja) 二重ゲート電界効果トランジスタ
US8278770B2 (en) Overlay mark
KR100610717B1 (ko) 반도체 장치의 제조 방법
KR20040093903A (ko) 이온주입의 시트저항 측정용 테스트패턴 및 그가 내장된씨모스 이미지 센서 및 그의 제조 방법
US5943587A (en) Method for making offset alignment marks
JP2001307999A (ja) アライメントマークの構造およびその製造方法
US20030045079A1 (en) Method for manufacturing mask ROM
US6730548B1 (en) Method of fabricating a thin film transistor
US10096554B2 (en) Semiconductor device having an epitaxial layer and manufacturing method thereof
KR100849358B1 (ko) 반도체 소자의 정렬키 제조방법
JP2005051208A (ja) 薄膜半導体基板、薄膜半導体基板の製造方法、結晶化方法、結晶化装置、薄膜半導体装置、および薄膜半導体装置の製造方法
JP6975912B2 (ja) 半導体装置およびその製造方法
US6468704B1 (en) Method for improved photomask alignment after epitaxial process through 90° orientation change
JPS62128118A (ja) 半導体装置
JP3913300B2 (ja) 半導体集積回路
US20240170289A1 (en) Semiconductor device and manufacturing method thereof
US20250046732A1 (en) Manufacturing method of semiconductor device, semiconductor wafer and semiconductor device
JP4794377B2 (ja) 半導体装置の製造方法
JPH05234901A (ja) 結晶成長方法
JP4998665B2 (ja) 半導体装置の製造方法
CN116794934A (zh) 具有特殊结构的半导体晶片上的背侧到前侧对准

Legal Events

Date Code Title Description
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

A201 Request for examination
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

D13-X000 Search requested

St.27 status event code: A-1-2-D10-D13-srh-X000

D14-X000 Search report completed

St.27 status event code: A-1-2-D10-D14-srh-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R17-X000 Change to representative recorded

St.27 status event code: A-5-5-R10-R17-oth-X000

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20090803

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20090803

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000