JPH0585994B2 - - Google Patents
Info
- Publication number
- JPH0585994B2 JPH0585994B2 JP2103246A JP10324690A JPH0585994B2 JP H0585994 B2 JPH0585994 B2 JP H0585994B2 JP 2103246 A JP2103246 A JP 2103246A JP 10324690 A JP10324690 A JP 10324690A JP H0585994 B2 JPH0585994 B2 JP H0585994B2
- Authority
- JP
- Japan
- Prior art keywords
- node
- transistor device
- word line
- electrode
- boost
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000003990 capacitor Substances 0.000 claims description 20
- 230000015654 memory Effects 0.000 claims description 3
- 239000004065 semiconductor Substances 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 6
- 238000003491 array Methods 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 230000001934 delay Effects 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
- G11C11/4085—Word line control circuits, e.g. word line drivers, - boosters, - pull-up, - pull-down, - precharge
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
- H03K5/02—Shaping pulses by amplifying
- H03K5/023—Shaping pulses by amplifying using field effect transistors
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Nonlinear Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Dram (AREA)
- Dc-Dc Converters (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US344340 | 1989-04-26 | ||
| US07/344,340 US4954731A (en) | 1989-04-26 | 1989-04-26 | Wordline voltage boosting circuits for complementary MOSFET dynamic memories |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH02301095A JPH02301095A (ja) | 1990-12-13 |
| JPH0585994B2 true JPH0585994B2 (OSRAM) | 1993-12-09 |
Family
ID=23350129
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2103246A Granted JPH02301095A (ja) | 1989-04-26 | 1990-04-20 | 半導体メモリのためのワード線電圧ブースト・クロツク回路 |
Country Status (10)
| Country | Link |
|---|---|
| US (1) | US4954731A (OSRAM) |
| EP (1) | EP0395881B1 (OSRAM) |
| JP (1) | JPH02301095A (OSRAM) |
| KR (1) | KR930008425B1 (OSRAM) |
| CN (1) | CN1018416B (OSRAM) |
| AU (1) | AU625691B2 (OSRAM) |
| CA (1) | CA2000995C (OSRAM) |
| DE (1) | DE69027705T2 (OSRAM) |
| HK (1) | HK203796A (OSRAM) |
| MY (1) | MY106699A (OSRAM) |
Families Citing this family (29)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5185721A (en) * | 1988-10-31 | 1993-02-09 | Texas Instruments Incorporated | Charge-retaining signal boosting circuit and method |
| JPH02247892A (ja) * | 1989-03-20 | 1990-10-03 | Fujitsu Ltd | ダイナミックランダムアクセスメモリ |
| US5023465A (en) * | 1990-03-26 | 1991-06-11 | Micron Technology, Inc. | High efficiency charge pump circuit |
| US5038325A (en) * | 1990-03-26 | 1991-08-06 | Micron Technology Inc. | High efficiency charge pump circuit |
| US5115150A (en) * | 1990-11-19 | 1992-05-19 | Hewlett-Packard Co. | Low power CMOS bus receiver with small setup time |
| US5148058A (en) * | 1990-12-03 | 1992-09-15 | Thomson, S.A. | Logic circuits as for amorphous silicon self-scanned matrix arrays |
| US5253202A (en) * | 1991-02-05 | 1993-10-12 | International Business Machines Corporation | Word line driver circuit for dynamic random access memories |
| US5153467A (en) * | 1991-06-12 | 1992-10-06 | Etron Technology, Inc. | Bootstrap circuit for word line driver in semiconductor memory |
| US5255224A (en) * | 1991-12-18 | 1993-10-19 | International Business Machines Corporation | Boosted drive system for master/local word line memory architecture |
| JP2755047B2 (ja) * | 1992-06-24 | 1998-05-20 | 日本電気株式会社 | 昇圧電位発生回路 |
| US5600598A (en) * | 1994-12-14 | 1997-02-04 | Mosaid Technologies Incorporated | Memory cell and wordline driver for embedded DRAM in ASIC process |
| US5781497A (en) * | 1996-08-02 | 1998-07-14 | Alliance Semiconductor Corp. | Random access memory word line select circuit having rapid dynamic deselect |
| US5902641A (en) * | 1997-09-29 | 1999-05-11 | Battelle Memorial Institute | Flash evaporation of liquid monomer particle mixture |
| DE19946218C1 (de) * | 1999-09-27 | 2001-01-25 | Fraunhofer Ges Forschung | Treiberschaltung für ein elektronisches Datenübertragungsbauglied |
| DE60224406T2 (de) * | 2001-08-08 | 2008-12-24 | Nxp B.V. | Direktzugriffspeicheranordnungen mit einem diodenpuffer |
| US6696880B2 (en) * | 2001-11-09 | 2004-02-24 | Sandisk Corporation | High voltage switch suitable for non-volatile memories |
| JP2003243670A (ja) * | 2002-02-13 | 2003-08-29 | Mitsubishi Electric Corp | 半導体装置 |
| KR100621558B1 (ko) * | 2004-11-08 | 2006-09-19 | 삼성전자주식회사 | Cmos 이미지 센서 및 그 구동 방법 |
| KR100630529B1 (ko) * | 2004-11-15 | 2006-09-29 | 주식회사 하이닉스반도체 | 반도체 메모리 장치의 워드라인 구동회로 |
| US20090156079A1 (en) * | 2007-12-14 | 2009-06-18 | Kimberly-Clark Worldwide, Inc. | Antistatic breathable nonwoven laminate having improved barrier properties |
| JP5125569B2 (ja) * | 2008-02-08 | 2013-01-23 | ソニー株式会社 | ブートストラップ回路 |
| US8106701B1 (en) | 2010-09-30 | 2012-01-31 | Sandisk Technologies Inc. | Level shifter with shoot-through current isolation |
| US8363453B2 (en) * | 2010-12-03 | 2013-01-29 | International Business Machines Corporation | Static random access memory (SRAM) write assist circuit with leakage suppression and level control |
| US8537593B2 (en) | 2011-04-28 | 2013-09-17 | Sandisk Technologies Inc. | Variable resistance switch suitable for supplying high voltage to drive load |
| US8395434B1 (en) | 2011-10-05 | 2013-03-12 | Sandisk Technologies Inc. | Level shifter with negative voltage capability |
| JP6201646B2 (ja) * | 2013-11-01 | 2017-09-27 | セイコーエプソン株式会社 | 半導体記憶装置 |
| US9330776B2 (en) | 2014-08-14 | 2016-05-03 | Sandisk Technologies Inc. | High voltage step down regulator with breakdown protection |
| CN110048707B (zh) * | 2018-01-15 | 2024-09-27 | 美国莱迪思半导体公司 | 高速和宽范围电平偏移器 |
| CN117316221B (zh) * | 2023-11-22 | 2024-07-30 | 晶铁半导体技术(广东)有限公司 | 一种基于铁电电容器的字线升压电路及其控制方法 |
Family Cites Families (28)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS48101846A (OSRAM) * | 1972-04-03 | 1973-12-21 | ||
| US3866186A (en) * | 1972-05-16 | 1975-02-11 | Tokyo Shibaura Electric Co | Logic circuit arrangement employing insulated gate field effect transistors |
| US3801831A (en) * | 1972-10-13 | 1974-04-02 | Motorola Inc | Voltage level shifting circuit |
| JPS5723356B2 (OSRAM) * | 1973-07-24 | 1982-05-18 | ||
| GB1504867A (en) * | 1974-06-05 | 1978-03-22 | Rca Corp | Voltage amplitude multiplying circuits |
| US3999081A (en) * | 1974-08-09 | 1976-12-21 | Nippon Electric Company, Ltd. | Clock-controlled gate circuit |
| US3982138A (en) * | 1974-10-09 | 1976-09-21 | Rockwell International Corporation | High speed-low cost, clock controlled CMOS logic implementation |
| JPS51122721A (en) * | 1975-04-21 | 1976-10-27 | Hitachi Ltd | Boosting circuit |
| DE2639555C2 (de) * | 1975-09-04 | 1985-07-04 | Plessey Overseas Ltd., Ilford, Essex | Elektrische integrierte Schaltung |
| US3986044A (en) * | 1975-09-12 | 1976-10-12 | Motorola, Inc. | Clocked IGFET voltage level sustaining circuit |
| JPS5238852A (en) * | 1975-09-22 | 1977-03-25 | Seiko Instr & Electronics Ltd | Level shift circuit |
| IT1073440B (it) * | 1975-09-22 | 1985-04-17 | Seiko Instr & Electronics | Circuito elevatore di tensione realizzato in mos-fet |
| US4216390A (en) * | 1978-10-04 | 1980-08-05 | Rca Corporation | Level shift circuit |
| JPS56129570A (en) * | 1980-03-14 | 1981-10-09 | Mitsubishi Electric Corp | Booster circuit |
| JPS5873097A (ja) * | 1981-10-27 | 1983-05-02 | Nec Corp | デコ−ダ−回路 |
| JPS594223A (ja) * | 1982-06-30 | 1984-01-11 | Fujitsu Ltd | クロツク発生回路 |
| JPS5952497A (ja) * | 1982-09-17 | 1984-03-27 | Nec Corp | デコ−ダ回路 |
| US4542310A (en) * | 1983-06-29 | 1985-09-17 | International Business Machines Corporation | CMOS bootstrapped pull up circuit |
| US4578601A (en) * | 1983-12-07 | 1986-03-25 | Motorola, Inc. | High speed TTL clock input buffer circuit which minimizes power and provides CMOS level translation |
| JPS60201591A (ja) * | 1984-03-26 | 1985-10-12 | Hitachi Ltd | 半導体集積回路装置 |
| US4692638A (en) * | 1984-07-02 | 1987-09-08 | Texas Instruments Incorporated | CMOS/NMOS decoder and high-level driver circuit |
| US4639622A (en) * | 1984-11-19 | 1987-01-27 | International Business Machines Corporation | Boosting word-line clock circuit for semiconductor memory |
| US4583157A (en) * | 1985-02-08 | 1986-04-15 | At&T Bell Laboratories | Integrated circuit having a variably boosted node |
| US4678941A (en) * | 1985-04-25 | 1987-07-07 | International Business Machines Corporation | Boost word-line clock and decoder-driver circuits in semiconductor memories |
| US4689495A (en) * | 1985-06-17 | 1987-08-25 | Advanced Micro Devices, Inc. | CMOS high voltage switch |
| JPH0817032B2 (ja) * | 1986-03-12 | 1996-02-21 | 株式会社日立製作所 | 半導体集積回路装置 |
| US4689505A (en) * | 1986-11-13 | 1987-08-25 | Microelectronics And Computer Technology Corporation | High speed bootstrapped CMOS driver |
| US4823024A (en) * | 1988-06-29 | 1989-04-18 | Ncr Corporation | Signal edge trimmer circuit |
-
1989
- 1989-04-26 US US07/344,340 patent/US4954731A/en not_active Expired - Fee Related
- 1989-10-20 CA CA002000995A patent/CA2000995C/en not_active Expired - Fee Related
-
1990
- 1990-03-24 MY MYPI90000468A patent/MY106699A/en unknown
- 1990-03-26 AU AU52169/90A patent/AU625691B2/en not_active Ceased
- 1990-03-29 DE DE69027705T patent/DE69027705T2/de not_active Expired - Fee Related
- 1990-03-29 EP EP90105957A patent/EP0395881B1/en not_active Expired - Lifetime
- 1990-04-20 JP JP2103246A patent/JPH02301095A/ja active Granted
- 1990-04-25 KR KR9005808A patent/KR930008425B1/ko not_active Expired - Fee Related
- 1990-04-25 CN CN90102396A patent/CN1018416B/zh not_active Expired
-
1996
- 1996-11-07 HK HK203796A patent/HK203796A/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| EP0395881A1 (en) | 1990-11-07 |
| CA2000995A1 (en) | 1990-10-26 |
| JPH02301095A (ja) | 1990-12-13 |
| CN1018416B (zh) | 1992-09-23 |
| KR900017299A (ko) | 1990-11-16 |
| EP0395881B1 (en) | 1996-07-10 |
| CN1046821A (zh) | 1990-11-07 |
| DE69027705T2 (de) | 1997-01-23 |
| AU625691B2 (en) | 1992-07-16 |
| KR930008425B1 (en) | 1993-08-31 |
| CA2000995C (en) | 1994-11-08 |
| US4954731A (en) | 1990-09-04 |
| HK203796A (en) | 1996-11-15 |
| MY106699A (en) | 1995-07-31 |
| DE69027705D1 (de) | 1996-08-14 |
| AU5216990A (en) | 1990-11-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0585994B2 (OSRAM) | ||
| US5297104A (en) | Word line drive circuit of semiconductor memory device | |
| US5258950A (en) | Semiconductor memory device | |
| US5841705A (en) | Semiconductor memory device having controllable supplying capability of internal voltage | |
| US5184035A (en) | Bootstrap circuit incorporated in semiconductor memory device for driving word lines | |
| US5075571A (en) | PMOS wordline boost cricuit for DRAM | |
| JP2786572B2 (ja) | ビット線の電圧スイングが制限された半導体メモリ用センス回路 | |
| JPS61294698A (ja) | バイアスおよびゲ−トシステム | |
| JPH0368473B2 (OSRAM) | ||
| US3942160A (en) | Bit sense line speed-up circuit for MOS RAM | |
| EP0085436B1 (en) | Buffer circuits | |
| JP2981416B2 (ja) | クロッキング回路 | |
| US4431927A (en) | MOS Capacitive bootstrapping trigger circuit for a clock generator | |
| US4554469A (en) | Static bootstrap semiconductor drive circuit | |
| US6707703B2 (en) | Negative voltage generating circuit | |
| JP3182120B2 (ja) | サブロウデコーダ回路 | |
| KR0154755B1 (ko) | 가변플레이트전압 발생회로를 구비하는 반도체 메모리장치 | |
| JPH0319638B2 (OSRAM) | ||
| JPH0427635B2 (OSRAM) | ||
| US4122550A (en) | Low power random access memory with self-refreshing cells | |
| JPH04214291A (ja) | 半導体集積回路装置 | |
| JPH0217872B2 (OSRAM) | ||
| JP2724218B2 (ja) | 半導体集積回路 | |
| EP0068894B1 (en) | Dynamic random access memory device | |
| US5905400A (en) | Circuit configuration for generating a boosted output voltage |