JPH049350B2 - - Google Patents

Info

Publication number
JPH049350B2
JPH049350B2 JP58024692A JP2469283A JPH049350B2 JP H049350 B2 JPH049350 B2 JP H049350B2 JP 58024692 A JP58024692 A JP 58024692A JP 2469283 A JP2469283 A JP 2469283A JP H049350 B2 JPH049350 B2 JP H049350B2
Authority
JP
Japan
Prior art keywords
minicomputer
microcomputer
interrupt
bus
terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58024692A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59151254A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP58024692A priority Critical patent/JPS59151254A/ja
Publication of JPS59151254A publication Critical patent/JPS59151254A/ja
Publication of JPH049350B2 publication Critical patent/JPH049350B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Multi Processors (AREA)
JP58024692A 1983-02-18 1983-02-18 ミニコンマイコン間の割込同期方式 Granted JPS59151254A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58024692A JPS59151254A (ja) 1983-02-18 1983-02-18 ミニコンマイコン間の割込同期方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58024692A JPS59151254A (ja) 1983-02-18 1983-02-18 ミニコンマイコン間の割込同期方式

Publications (2)

Publication Number Publication Date
JPS59151254A JPS59151254A (ja) 1984-08-29
JPH049350B2 true JPH049350B2 (enrdf_load_stackoverflow) 1992-02-19

Family

ID=12145219

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58024692A Granted JPS59151254A (ja) 1983-02-18 1983-02-18 ミニコンマイコン間の割込同期方式

Country Status (1)

Country Link
JP (1) JPS59151254A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62175857A (ja) * 1986-01-29 1987-08-01 Fuji Facom Corp マルチプロセツサシステムに於けるデ−タ授受方式

Also Published As

Publication number Publication date
JPS59151254A (ja) 1984-08-29

Similar Documents

Publication Publication Date Title
JPS6073774A (ja) インタ−フエ−ス回路
JP2778222B2 (ja) 半導体集積回路装置
JPS63255760A (ja) 制御システム
JPS589461B2 (ja) マルチプロセッサ・システム
JPH049350B2 (enrdf_load_stackoverflow)
JPH04323755A (ja) Ｄｍａ装置
JP2505878B2 (ja) マルチバスシステム
JPS5834519Y2 (ja) 信号授受装置
JP2756445B2 (ja) 非同期回路リセット方式
SU1413639A1 (ru) Устройство управлени обменом информацией между ЭВМ и внешним устройством
JPS6126706B2 (enrdf_load_stackoverflow)
JP3206910B2 (ja) Ｄｍａ転送方法
JPH0232432A (ja) デュアルポートメモリの制御方式
JPS61184658A (ja) 分散制御方式
JPH07121483A (ja) 共有メモリアクセス制御回路
JPH0734189B2 (ja) 多重データ入出力制御回路
JPS61216074A (ja) ダイレクト・メモリ・アクセス方式
JPH0555908B2 (enrdf_load_stackoverflow)
JPS616755A (ja) デ−タ転送方式
JPH0756645B2 (ja) データ処理装置
JPH0573484A (ja) 情報処理システム
JPH0431139B2 (enrdf_load_stackoverflow)
JPH0454660A (ja) データ転送制御装置
JPS648865B2 (enrdf_load_stackoverflow)
JPH04131957A (ja) データ転送システム