JPS648865B2 - - Google Patents

Info

Publication number
JPS648865B2
JPS648865B2 JP17562683A JP17562683A JPS648865B2 JP S648865 B2 JPS648865 B2 JP S648865B2 JP 17562683 A JP17562683 A JP 17562683A JP 17562683 A JP17562683 A JP 17562683A JP S648865 B2 JPS648865 B2 JP S648865B2
Authority
JP
Japan
Prior art keywords
bus
signal
data transfer
latch
srvo
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP17562683A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6084654A (ja
Inventor
Osamu Katakura
Osamu Wada
Tooru Ando
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP17562683A priority Critical patent/JPS6084654A/ja
Publication of JPS6084654A publication Critical patent/JPS6084654A/ja
Publication of JPS648865B2 publication Critical patent/JPS648865B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
    • G06F13/4213—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with asynchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
JP17562683A 1983-09-21 1983-09-21 デ−タ転送処理方式 Granted JPS6084654A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17562683A JPS6084654A (ja) 1983-09-21 1983-09-21 デ−タ転送処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17562683A JPS6084654A (ja) 1983-09-21 1983-09-21 デ−タ転送処理方式

Publications (2)

Publication Number Publication Date
JPS6084654A JPS6084654A (ja) 1985-05-14
JPS648865B2 true JPS648865B2 (enrdf_load_stackoverflow) 1989-02-15

Family

ID=15999371

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17562683A Granted JPS6084654A (ja) 1983-09-21 1983-09-21 デ−タ転送処理方式

Country Status (1)

Country Link
JP (1) JPS6084654A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2022004679A1 (ja) 2020-06-30 2022-01-06 日東電工株式会社 複合材料、複合材料用予備成形体、及び複合材料を製造する方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5396950U (enrdf_load_stackoverflow) * 1977-01-10 1978-08-07

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2022004679A1 (ja) 2020-06-30 2022-01-06 日東電工株式会社 複合材料、複合材料用予備成形体、及び複合材料を製造する方法

Also Published As

Publication number Publication date
JPS6084654A (ja) 1985-05-14

Similar Documents

Publication Publication Date Title
EP0135879B1 (en) Interface circuit and method for connecting a memory controller with a synchronous or an asynchronous bus system
US4390969A (en) Asynchronous data transmission system with state variable memory and handshaking protocol circuits
US3988716A (en) Computer interface system
US5140680A (en) Method and apparatus for self-timed digital data transfer and bus arbitration
US5019966A (en) Dual processors using busy signal for controlling transfer for predetermined length data when receiving processor is processing previously received data
KR850005641A (ko) 개량된 통신제어 장치에 사용된 데이터(data) 처리장치
EP0375794A1 (en) Method of synchronizing signals which are generated on different chips having on-chip clocking systems with different speed
US4580243A (en) Circuit for duplex synchronization of asynchronous signals
US6584536B1 (en) Bus transaction accelerator for multi-clock systems
EP0772133A2 (en) System for data synchronisation
JPS648865B2 (enrdf_load_stackoverflow)
KR950005802B1 (ko) Vme버스의 dtb용 데이타 전송 장치
JP2756445B2 (ja) 非同期回路リセット方式
JPH0756645B2 (ja) データ処理装置
JPS597973B2 (ja) デ−タ処理装置
JP2615504B2 (ja) マイクロコントローラ
JPH0624395B2 (ja) データ通信装置
JPS5834519Y2 (ja) 信号授受装置
JPH04111558A (ja) シリアル入出力装置
JPS59123026A (ja) 非同期バスにおける応答信号出力方式
JPH0671253B2 (ja) 同期式デ−タ転送方式
JPH049350B2 (enrdf_load_stackoverflow)
JPS63147253A (ja) 装置間データ転送方式
JPS63300348A (ja) マイクロプロセツサシステム
JPH0681158B2 (ja) デ−タ転送制御装置