JPH0417538B2 - - Google Patents
Info
- Publication number
- JPH0417538B2 JPH0417538B2 JP60041652A JP4165285A JPH0417538B2 JP H0417538 B2 JPH0417538 B2 JP H0417538B2 JP 60041652 A JP60041652 A JP 60041652A JP 4165285 A JP4165285 A JP 4165285A JP H0417538 B2 JPH0417538 B2 JP H0417538B2
- Authority
- JP
- Japan
- Prior art keywords
- line
- line connection
- address
- connection unit
- line control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer And Data Communications (AREA)
- Communication Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60041652A JPS61221854A (ja) | 1985-03-01 | 1985-03-01 | 回線制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60041652A JPS61221854A (ja) | 1985-03-01 | 1985-03-01 | 回線制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61221854A JPS61221854A (ja) | 1986-10-02 |
| JPH0417538B2 true JPH0417538B2 (OSRAM) | 1992-03-26 |
Family
ID=12614292
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60041652A Granted JPS61221854A (ja) | 1985-03-01 | 1985-03-01 | 回線制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61221854A (OSRAM) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5242498B2 (OSRAM) * | 1972-08-19 | 1977-10-25 | ||
| JPS5541546A (en) * | 1978-09-20 | 1980-03-24 | Hitachi Ltd | Peripheral device coupling unit |
-
1985
- 1985-03-01 JP JP60041652A patent/JPS61221854A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61221854A (ja) | 1986-10-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH02235156A (ja) | 情報処理装置 | |
| EP0240606A2 (en) | Pipe-line processing system and microprocessor using the system | |
| JPH0417538B2 (OSRAM) | ||
| EP0230536A1 (en) | I/O processor for programmable sequence controller | |
| JPH0831033B2 (ja) | データ処理装置 | |
| JPS5914005A (ja) | マイクロコンピユ−タによるシ−ケンス制御方式 | |
| JPS61282932A (ja) | アドレスカウンタ制御方式 | |
| JPS604499B2 (ja) | デ−タ処理装置におけるアドレス指定装置 | |
| JPS6227830A (ja) | 割込み制御方式 | |
| JPS61201336A (ja) | マイクロプログラムロ−ド方式 | |
| JPS61253503A (ja) | シ−ケンス制御装置 | |
| JPS63120336A (ja) | メモリアクセスモ−ド切替え方式 | |
| JPS6345603A (ja) | プログラマブルコントロ−ラのプログラム格納方式 | |
| JPS62271139A (ja) | 端末装置 | |
| JPS6318593A (ja) | Earomへのデ−タ書込方式 | |
| JPS62117044A (ja) | プログラム中断方式 | |
| JPS63229530A (ja) | 割込み制御方式 | |
| JPS6219935A (ja) | マイクロプログラム変更方式 | |
| JPS58125109A (ja) | プログラマブルコントロ−ラ | |
| JPS62154050A (ja) | 制御機器デ−タ処理方式 | |
| JPH04262449A (ja) | データ転送方式 | |
| JPS63195749A (ja) | リ−ドオンリ−メモリの選択信号制御方式 | |
| JPS638803A (ja) | プログラマブル・コントロ−ラ | |
| JPS6118058A (ja) | デ−タ転送方式 | |
| JPS63196903A (ja) | プログラマブルコントロ−ラ |