JPH0379897B2 - - Google Patents

Info

Publication number
JPH0379897B2
JPH0379897B2 JP60181221A JP18122185A JPH0379897B2 JP H0379897 B2 JPH0379897 B2 JP H0379897B2 JP 60181221 A JP60181221 A JP 60181221A JP 18122185 A JP18122185 A JP 18122185A JP H0379897 B2 JPH0379897 B2 JP H0379897B2
Authority
JP
Japan
Prior art keywords
memory
data
fifo memory
control circuit
fifo
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60181221A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6248818A (ja
Inventor
Tatsuo Hotei
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP60181221A priority Critical patent/JPS6248818A/ja
Publication of JPS6248818A publication Critical patent/JPS6248818A/ja
Publication of JPH0379897B2 publication Critical patent/JPH0379897B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Communication Control (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Radio Relay Systems (AREA)
JP60181221A 1985-08-19 1985-08-19 ドップラ・バッフアメモリ方式 Granted JPS6248818A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60181221A JPS6248818A (ja) 1985-08-19 1985-08-19 ドップラ・バッフアメモリ方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60181221A JPS6248818A (ja) 1985-08-19 1985-08-19 ドップラ・バッフアメモリ方式

Publications (2)

Publication Number Publication Date
JPS6248818A JPS6248818A (ja) 1987-03-03
JPH0379897B2 true JPH0379897B2 (fr) 1991-12-20

Family

ID=16096934

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60181221A Granted JPS6248818A (ja) 1985-08-19 1985-08-19 ドップラ・バッフアメモリ方式

Country Status (1)

Country Link
JP (1) JPS6248818A (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2806657B2 (ja) * 1991-09-26 1998-09-30 日本電気株式会社 プレジオクロナス／ドップラーバッファとプレジオクロナス同期／ドップラー効果抑圧方法

Also Published As

Publication number Publication date
JPS6248818A (ja) 1987-03-03

Similar Documents

Publication Publication Date Title
US4056851A (en) Elastic buffer for serial data
US5809521A (en) Single and multistage stage fifo designs for data transfer synchronizers
US5764967A (en) Multiple frequency memory array clocking scheme for reading and writing multiple width digital words
US5469449A (en) FIFO buffer system having an error detection and resetting unit
US5594743A (en) Fifo buffer system having an error detection and correction device
JPH0379897B2 (fr)
KR100433079B1 (ko) 입력 데이터 처리 회로
US6055588A (en) Single stage FIFO memory with a circuit enabling memory to be read from and written to during a single cycle from a single clock
JP3634334B2 (ja) 拡張用ｆｉｆｏ回路及び送受信装置
JP3241663B2 (ja) クロック乗替回路
JPH04264644A (ja) バッファ記憶装置の読出しエラー検出回路
JP2944549B2 (ja) セル処理回路
JPS5851458B2 (ja) バッファ制御方式
JP3484660B2 (ja) バッファメモリ容量不足検出回路
JPH07120255B2 (ja) ビットバッファ回路
SU1520530A1 (ru) Устройство дл сопр жени ЭВМ с каналом св зи
JPH01269150A (ja) バッファリング装置
KR900005144B1 (ko) 전송 및 수신 클럭 위상차를 이용한 슬립 방지회로
JPH0467494A (ja) Ｆｉｆｏ制御方式
JP3256464B2 (ja) 非同期転送制御方式
JPS61281641A (ja) デ−タ伝送装置
JPS61138357A (ja) プロセツサ間の情報転送方式
JPH0486047A (ja) 優先処理機能付バッファ回路
JPS63224540A (ja) 信号安定化回路
JPH03258046A (ja) Ａｉｓ送出回路