JPH0379738B2 - - Google Patents
Info
- Publication number
- JPH0379738B2 JPH0379738B2 JP61313530A JP31353086A JPH0379738B2 JP H0379738 B2 JPH0379738 B2 JP H0379738B2 JP 61313530 A JP61313530 A JP 61313530A JP 31353086 A JP31353086 A JP 31353086A JP H0379738 B2 JPH0379738 B2 JP H0379738B2
- Authority
- JP
- Japan
- Prior art keywords
- input
- output
- control
- signal
- test
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000012360 testing method Methods 0.000 claims description 75
- 238000012546 transfer Methods 0.000 claims description 3
- 230000008859 change Effects 0.000 description 8
- 230000004044 response Effects 0.000 description 8
- 238000012423 maintenance Methods 0.000 description 5
- 238000000034 method Methods 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000002159 abnormal effect Effects 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 238000010998 test method Methods 0.000 description 1
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61313530A JPS63165938A (ja) | 1986-12-27 | 1986-12-27 | 入出力制御装置における入出力インタフェース試験方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61313530A JPS63165938A (ja) | 1986-12-27 | 1986-12-27 | 入出力制御装置における入出力インタフェース試験方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63165938A JPS63165938A (ja) | 1988-07-09 |
| JPH0379738B2 true JPH0379738B2 (enExample) | 1991-12-19 |
Family
ID=18042422
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61313530A Granted JPS63165938A (ja) | 1986-12-27 | 1986-12-27 | 入出力制御装置における入出力インタフェース試験方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63165938A (enExample) |
-
1986
- 1986-12-27 JP JP61313530A patent/JPS63165938A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS63165938A (ja) | 1988-07-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5274765A (en) | Multifunctional coupler for connecting a central processing unit of a computer to one or more peripheral devices | |
| EP0457115A2 (en) | Data processing device with test control circuit | |
| JPH0379738B2 (enExample) | ||
| JPH0462602A (ja) | プラント制御装置 | |
| JPS6159558A (ja) | Ｄｍａ診断方式 | |
| JPS6151578A (ja) | 電子回路装置障害診断方式 | |
| JPS6055457A (ja) | チヤネルアダプタ診断方式 | |
| JP2596355B2 (ja) | マイクロコンピュータ | |
| JP2765659B2 (ja) | データ処理装置の自己テスト方式 | |
| JPS5875203A (ja) | 二重化シ−ケンス制御装置 | |
| JP2599795B2 (ja) | マイクロプロセッサ搭載回路の試験方法 | |
| KR19980021249A (ko) | 병렬 인터페이스 장치 | |
| JPH0376352A (ja) | 擬似試験装置 | |
| JPS60122433A (ja) | 処理装置の診断方式 | |
| JPS62115548A (ja) | 計測値模擬情報発生方式 | |
| JPS62280940A (ja) | デ−タ処理装置 | |
| JPS584458A (ja) | システム試験方式 | |
| JPS60114943A (ja) | 自已診断回路 | |
| JPS6019271A (ja) | デ−タ・チヤネル装置 | |
| JPH021032A (ja) | エミュレーション・チップ | |
| JPS6170681A (ja) | 分散プロセツサの診断装置 | |
| JPH01293444A (ja) | 模擬入力装置 | |
| JPS6230456B2 (enExample) | ||
| JPH07141267A (ja) | Ｓｃｓｉバス制御装置 | |
| JPS63228340A (ja) | デ−タ処理システムにおける制御装置の試験方式 |