JPH03652B2 - - Google Patents

Info

Publication number
JPH03652B2
JPH03652B2 JP57085309A JP8530982A JPH03652B2 JP H03652 B2 JPH03652 B2 JP H03652B2 JP 57085309 A JP57085309 A JP 57085309A JP 8530982 A JP8530982 A JP 8530982A JP H03652 B2 JPH03652 B2 JP H03652B2
Authority
JP
Japan
Prior art keywords
memory
data
address
read
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57085309A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58201138A (ja
Inventor
Toshi Ikezawa
Hirohisa Karibe
Toshihiko Matsumura
Toshitaka Tsuda
Noboru Kobayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57085309A priority Critical patent/JPS58201138A/ja
Publication of JPS58201138A publication Critical patent/JPS58201138A/ja
Publication of JPH03652B2 publication Critical patent/JPH03652B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/345—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes of multiple operands or results

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)
JP57085309A 1982-05-20 1982-05-20 デイジタル信号処理回路 Granted JPS58201138A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57085309A JPS58201138A (ja) 1982-05-20 1982-05-20 デイジタル信号処理回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57085309A JPS58201138A (ja) 1982-05-20 1982-05-20 デイジタル信号処理回路

Publications (2)

Publication Number Publication Date
JPS58201138A JPS58201138A (ja) 1983-11-22
JPH03652B2 true JPH03652B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-01-08

Family

ID=13854994

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57085309A Granted JPS58201138A (ja) 1982-05-20 1982-05-20 デイジタル信号処理回路

Country Status (1)

Country Link
JP (1) JPS58201138A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0721760B2 (ja) * 1983-12-10 1995-03-08 ソニー株式会社 ディジタル演算回路

Also Published As

Publication number Publication date
JPS58201138A (ja) 1983-11-22

Similar Documents

Publication Publication Date Title
JPH08106375A (ja) 信号処理演算器
JP3237858B2 (ja) 演算装置
US4253142A (en) Method and apparatus for speeding up the determination of a microinstruction address in a data processing system
JPH03652B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS6382530A (ja) 半導体記憶装置
JPS63136710A (ja) デイジタル信号処理回路
JP3107595B2 (ja) メモリアクセス制御装置及びメモリアクセス制御方法
JP2769384B2 (ja) 演算制御ｉｃおよび情報処理装置
JP2573711B2 (ja) マイクロサブルーチン制御方式
JPS6260755B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS5971510A (ja) シ−ケンス制御回路
JP2533893B2 (ja) デ―タ処理装置
JPH0721760B2 (ja) ディジタル演算回路
JPS642290B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0517574B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS6158042A (ja) マイクロプログラム制御方式
JPH04278636A (ja) マイクロプログラム制御装置
JPH0668055A (ja) ディジタル信号処理装置
JPS60179879A (ja) ヒストグラム演算回路
JPS5987547A (ja) マイクロアドレス拡張方式
JPS6352237A (ja) 演算方式
JPH0756807A (ja) メモリバンク自動切替システム
JPS62194543A (ja) マイクロプログラム制御装置
JPH01112347A (ja) ディジタル信号処理プロセッサのアドレス制御回路
JPH0793174A (ja) 試験用命令ｒａｍ利用制御系付きデジタルシグナルプロセッサ