JPH0363220B2 - - Google Patents
Info
- Publication number
- JPH0363220B2 JPH0363220B2 JP56146547A JP14654781A JPH0363220B2 JP H0363220 B2 JPH0363220 B2 JP H0363220B2 JP 56146547 A JP56146547 A JP 56146547A JP 14654781 A JP14654781 A JP 14654781A JP H0363220 B2 JPH0363220 B2 JP H0363220B2
- Authority
- JP
- Japan
- Prior art keywords
- groove
- film
- substrate
- insulating material
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/01—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/01—Manufacture or treatment
- H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
- H10W10/014—Manufacture or treatment of isolation regions comprising dielectric materials using trench refilling with dielectric materials, e.g. shallow trench isolations
- H10W10/0145—Manufacture or treatment of isolation regions comprising dielectric materials using trench refilling with dielectric materials, e.g. shallow trench isolations of trenches having shapes other than rectangular or V-shape
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/01—Manufacture or treatment
- H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
- H10W10/014—Manufacture or treatment of isolation regions comprising dielectric materials using trench refilling with dielectric materials, e.g. shallow trench isolations
- H10W10/0148—Manufacture or treatment of isolation regions comprising dielectric materials using trench refilling with dielectric materials, e.g. shallow trench isolations comprising introducing impurities in side walls or bottom walls of trenches, e.g. for forming channel stoppers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/10—Isolation regions comprising dielectric materials
- H10W10/17—Isolation regions comprising dielectric materials formed using trench refilling with dielectric materials, e.g. shallow trench isolations
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/021—Manufacture or treatment of interconnections within wafers or substrates
Landscapes
- Local Oxidation Of Silicon (AREA)
- Element Separation (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56146547A JPS5848437A (ja) | 1981-09-17 | 1981-09-17 | 半導体装置の製造方法 |
| US06/418,802 US4491486A (en) | 1981-09-17 | 1982-09-16 | Method for manufacturing a semiconductor device |
| EP82108596A EP0091984B1 (en) | 1981-09-17 | 1982-09-17 | Integrated circuit devices comprising dielectric isolation regions and methods for making such devices |
| DE8282108596T DE3280101D1 (de) | 1981-09-17 | 1982-09-17 | Integrierte schaltungsanordnungen mit dielektrischen isolationsmassen und verfahren zur herstellung dieser anordnungen. |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56146547A JPS5848437A (ja) | 1981-09-17 | 1981-09-17 | 半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5848437A JPS5848437A (ja) | 1983-03-22 |
| JPH0363220B2 true JPH0363220B2 (enExample) | 1991-09-30 |
Family
ID=15410120
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56146547A Granted JPS5848437A (ja) | 1981-09-17 | 1981-09-17 | 半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5848437A (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59181641A (ja) * | 1983-03-31 | 1984-10-16 | Fujitsu Ltd | 半導体装置 |
| KR0151267B1 (ko) * | 1995-05-23 | 1998-12-01 | 문정환 | 반도체장치의 제조방법 |
| KR100236097B1 (ko) * | 1996-10-30 | 1999-12-15 | 김영환 | 반도체 장치의 격리막 형성방법 |
| JP2005303253A (ja) * | 2004-03-18 | 2005-10-27 | Fuji Electric Device Technology Co Ltd | 半導体装置の製造方法 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50147878A (enExample) * | 1974-05-17 | 1975-11-27 | ||
| JPS5643171U (enExample) * | 1979-09-10 | 1981-04-20 |
-
1981
- 1981-09-17 JP JP56146547A patent/JPS5848437A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5848437A (ja) | 1983-03-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100227766B1 (ko) | 반도체 장치 및 그 제조 방법 | |
| US4394196A (en) | Method of etching, refilling and etching dielectric grooves for isolating micron size device regions | |
| US4491486A (en) | Method for manufacturing a semiconductor device | |
| US4532696A (en) | Method of manufacturing a semiconductor device for forming a deep field region in a semiconductor substrate | |
| JPH0479133B2 (enExample) | ||
| EP0390219B1 (en) | Semiconductor device and method of manufacturing the same | |
| US6015726A (en) | Semiconductor device and method of producing the same | |
| JPH0351108B2 (enExample) | ||
| JPS58220445A (ja) | 半導体集積回路の製造方法 | |
| JPS6355780B2 (enExample) | ||
| KR930005508B1 (ko) | 반도체장치 및 그 제조방법 | |
| JPH0363220B2 (enExample) | ||
| JPS60226136A (ja) | 相補型金属絶縁物半導体装置およびその製法 | |
| JPS6119111B2 (enExample) | ||
| JPH08130309A (ja) | 半導体装置及びその製造方法 | |
| JP3143993B2 (ja) | 半導体装置の製造方法 | |
| JPS60241261A (ja) | 半導体装置およびその製造方法 | |
| JPH02161750A (ja) | 半導体装置の製造方法 | |
| JPS60244043A (ja) | 相補型半導体装置の製造方法 | |
| JPH0338742B2 (enExample) | ||
| JPS6237960A (ja) | 読み出し専用半導体記憶装置の製造方法 | |
| JPH08288406A (ja) | 半導体装置及びその製造方法 | |
| JP2596182B2 (ja) | Mos型読出し専用記憶装置の製造方法 | |
| JPS5834942A (ja) | 半導体装置の製造方法 | |
| JPS62162343A (ja) | 半導体装置の製造方法 |