JPS5848437A - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法Info
- Publication number
- JPS5848437A JPS5848437A JP56146547A JP14654781A JPS5848437A JP S5848437 A JPS5848437 A JP S5848437A JP 56146547 A JP56146547 A JP 56146547A JP 14654781 A JP14654781 A JP 14654781A JP S5848437 A JPS5848437 A JP S5848437A
- Authority
- JP
- Japan
- Prior art keywords
- groove
- substrate
- manufacturing
- semiconductor device
- film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H10W10/00—
-
- H10W10/01—
-
- H10W10/0145—
-
- H10W10/0148—
-
- H10W10/17—
-
- H10W20/021—
Landscapes
- Local Oxidation Of Silicon (AREA)
- Element Separation (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56146547A JPS5848437A (ja) | 1981-09-17 | 1981-09-17 | 半導体装置の製造方法 |
| US06/418,802 US4491486A (en) | 1981-09-17 | 1982-09-16 | Method for manufacturing a semiconductor device |
| DE8282108596T DE3280101D1 (de) | 1981-09-17 | 1982-09-17 | Integrierte schaltungsanordnungen mit dielektrischen isolationsmassen und verfahren zur herstellung dieser anordnungen. |
| EP82108596A EP0091984B1 (en) | 1981-09-17 | 1982-09-17 | Integrated circuit devices comprising dielectric isolation regions and methods for making such devices |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56146547A JPS5848437A (ja) | 1981-09-17 | 1981-09-17 | 半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5848437A true JPS5848437A (ja) | 1983-03-22 |
| JPH0363220B2 JPH0363220B2 (enExample) | 1991-09-30 |
Family
ID=15410120
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56146547A Granted JPS5848437A (ja) | 1981-09-17 | 1981-09-17 | 半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5848437A (enExample) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59181641A (ja) * | 1983-03-31 | 1984-10-16 | Fujitsu Ltd | 半導体装置 |
| JPH0955421A (ja) * | 1995-05-23 | 1997-02-25 | Lg Semicon Co Ltd | 半導体装置の製造方法 |
| JPH10135318A (ja) * | 1996-10-30 | 1998-05-22 | Lg Semicon Co Ltd | 半導体装置の隔離膜形成方法 |
| JP2005303253A (ja) * | 2004-03-18 | 2005-10-27 | Fuji Electric Device Technology Co Ltd | 半導体装置の製造方法 |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50147878A (enExample) * | 1974-05-17 | 1975-11-27 | ||
| JPS5643171U (enExample) * | 1979-09-10 | 1981-04-20 |
-
1981
- 1981-09-17 JP JP56146547A patent/JPS5848437A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50147878A (enExample) * | 1974-05-17 | 1975-11-27 | ||
| JPS5643171U (enExample) * | 1979-09-10 | 1981-04-20 |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59181641A (ja) * | 1983-03-31 | 1984-10-16 | Fujitsu Ltd | 半導体装置 |
| JPH0955421A (ja) * | 1995-05-23 | 1997-02-25 | Lg Semicon Co Ltd | 半導体装置の製造方法 |
| JPH10135318A (ja) * | 1996-10-30 | 1998-05-22 | Lg Semicon Co Ltd | 半導体装置の隔離膜形成方法 |
| JP2005303253A (ja) * | 2004-03-18 | 2005-10-27 | Fuji Electric Device Technology Co Ltd | 半導体装置の製造方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0363220B2 (enExample) | 1991-09-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5308786A (en) | Trench isolation for both large and small areas by means of silicon nodules after metal etching | |
| US4235011A (en) | Semiconductor apparatus | |
| EP0097703A1 (en) | Process for forming a cmos integrated circuit structure | |
| KR20000017361A (ko) | 반도체-절연층 및 상기 반도체-절연층을 포함하는 반도체 소자의 제조 방법 | |
| JPS6412110B2 (enExample) | ||
| JPH0351108B2 (enExample) | ||
| JPS58192346A (ja) | 半導体装置の製造方法 | |
| US6383884B1 (en) | Method of manufacturing semiconductor device | |
| JPS5848437A (ja) | 半導体装置の製造方法 | |
| JPS6355780B2 (enExample) | ||
| JPH058572B2 (enExample) | ||
| JPH01130542A (ja) | 素子間分離領域を有する半導体装置の製造方法 | |
| JPS6251216A (ja) | 半導体装置の製造方法 | |
| US4879583A (en) | Diffused field CMOS-bulk process and CMOS transistors | |
| JPS6119111B2 (enExample) | ||
| JPH02161750A (ja) | 半導体装置の製造方法 | |
| JPS60244043A (ja) | 相補型半導体装置の製造方法 | |
| JPH09330988A (ja) | 積層ゲート型不揮発性半導体記憶装置 | |
| JPH029134A (ja) | 半導体装置の製造方法 | |
| JPS5842252A (ja) | 半導体装置の製造方法 | |
| KR100705308B1 (ko) | 집적 회로들에서의 이중 폴리실리콘 구조들 및 이들을 제조하는 방법 | |
| JPH08288406A (ja) | 半導体装置及びその製造方法 | |
| JPH01181468A (ja) | 半導体装置 | |
| KR100214492B1 (ko) | 에스오아이 씨모스 제조방법 | |
| KR100211947B1 (ko) | 다결정규소 소오스/드레인 모스 트랜지스터 및 그 제조방법 |