JPH0329298B2 - - Google Patents
Info
- Publication number
- JPH0329298B2 JPH0329298B2 JP59223351A JP22335184A JPH0329298B2 JP H0329298 B2 JPH0329298 B2 JP H0329298B2 JP 59223351 A JP59223351 A JP 59223351A JP 22335184 A JP22335184 A JP 22335184A JP H0329298 B2 JPH0329298 B2 JP H0329298B2
- Authority
- JP
- Japan
- Prior art keywords
- heat
- insulating film
- resistant resin
- heat treatment
- resin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
- H01L23/53295—Stacked insulating layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59223351A JPS61116858A (ja) | 1984-10-24 | 1984-10-24 | 層間絶縁膜の形成方法 |
KR1019850000744A KR900004968B1 (ko) | 1984-02-10 | 1985-02-06 | 반도체장치 제조방법 |
US06/698,901 US4654113A (en) | 1984-02-10 | 1985-02-06 | Process for fabricating a semiconductor device |
DE8585300829T DE3586109D1 (de) | 1984-02-10 | 1985-02-08 | Verfahren zum herstellen einer verbindungsstruktur von einer halbleiteranordnung. |
EP85300829A EP0154419B1 (en) | 1984-02-10 | 1985-02-08 | Process for producing an interconnection structure of a semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59223351A JPS61116858A (ja) | 1984-10-24 | 1984-10-24 | 層間絶縁膜の形成方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61116858A JPS61116858A (ja) | 1986-06-04 |
JPH0329298B2 true JPH0329298B2 (enrdf_load_stackoverflow) | 1991-04-23 |
Family
ID=16796799
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59223351A Granted JPS61116858A (ja) | 1984-02-10 | 1984-10-24 | 層間絶縁膜の形成方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61116858A (enrdf_load_stackoverflow) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0669038B2 (ja) * | 1984-12-19 | 1994-08-31 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
JPS61196555A (ja) * | 1985-02-26 | 1986-08-30 | Nec Corp | 多層配線の形成方法 |
FR2588418B1 (fr) * | 1985-10-03 | 1988-07-29 | Bull Sa | Procede de formation d'un reseau metallique multicouche d'interconnexion des composants d'un circuit integre de haute densite et circuit integre en resultant |
JPS62295437A (ja) * | 1986-06-14 | 1987-12-22 | Yamaha Corp | 多層配線形成法 |
JPH03201438A (ja) * | 1989-12-28 | 1991-09-03 | Mitsubishi Electric Corp | 半導体装置の製造方法 |
KR970023723A (ko) * | 1995-10-20 | 1997-05-30 | 김주용 | 반도체 소자의 금속 배선 방법 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5768050A (en) * | 1980-10-15 | 1982-04-26 | Hitachi Ltd | Multilayer wire structure and manufacture thereof |
-
1984
- 1984-10-24 JP JP59223351A patent/JPS61116858A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS61116858A (ja) | 1986-06-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0137927A2 (en) | Process for the controlled etching of tapered vias in borosilicate glass dielectrics | |
JPH0722160B2 (ja) | 集積回路上の絶縁性構成体及びその製造方法 | |
US5393709A (en) | Method of making stress released VLSI structure by the formation of porous intermetal layer | |
KR970007114B1 (ko) | 반도체 소자 제조 방법 | |
JP3077990B2 (ja) | 半導体装置の製造方法 | |
JPH0329298B2 (enrdf_load_stackoverflow) | ||
CA1308609C (en) | Planarization through silylation | |
JPS586306B2 (ja) | ハンドウタイソウチノ セイゾウホウホウ | |
JPH04370934A (ja) | 半導体装置の製造方法 | |
JP2928409B2 (ja) | 半導体装置の製造方法 | |
JPH0265256A (ja) | 半導体装置の製造方法 | |
JPS6165459A (ja) | 半導体装置の製造方法 | |
JPS63302537A (ja) | 集積回路の製造方法 | |
JPS61154148A (ja) | 半導体装置の製造方法 | |
JPH0427703B2 (enrdf_load_stackoverflow) | ||
JPS5935451A (ja) | 層間絶縁膜の形成方法 | |
JPS63164342A (ja) | 絶縁膜形成方法 | |
JPH11251312A (ja) | 半導体装置の製造方法 | |
JPH02254741A (ja) | 多層配線の製法 | |
JPH0583177B2 (enrdf_load_stackoverflow) | ||
JPS5946419B2 (ja) | 半導体装置におけるポリイミド膜の形成方法 | |
JPH09167761A (ja) | Sog膜の形成方法 | |
JPH0534839B2 (enrdf_load_stackoverflow) | ||
JPH06349951A (ja) | 半導体装置の製造方法 | |
JPH01207931A (ja) | 半導体装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |