JPH0324069B2 - - Google Patents

Info

Publication number
JPH0324069B2
JPH0324069B2 JP56138833A JP13883381A JPH0324069B2 JP H0324069 B2 JPH0324069 B2 JP H0324069B2 JP 56138833 A JP56138833 A JP 56138833A JP 13883381 A JP13883381 A JP 13883381A JP H0324069 B2 JPH0324069 B2 JP H0324069B2
Authority
JP
Japan
Prior art keywords
substrate
region
crystal silicon
layer
element isolation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56138833A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5840852A (ja
Inventor
Satoru Maeda
Hiroshi Iwai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP56138833A priority Critical patent/JPS5840852A/ja
Priority to US06/307,877 priority patent/US4560421A/en
Publication of JPS5840852A publication Critical patent/JPS5840852A/ja
Publication of JPH0324069B2 publication Critical patent/JPH0324069B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0607Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
    • H01L29/0638Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layer, e.g. with channel stopper
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76294Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using selective deposition of single crystal silicon, i.e. SEG techniques

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
JP56138833A 1980-10-02 1981-09-03 相補型mos半導体装置及びその製造方法 Granted JPS5840852A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP56138833A JPS5840852A (ja) 1981-09-03 1981-09-03 相補型mos半導体装置及びその製造方法
US06/307,877 US4560421A (en) 1980-10-02 1981-10-02 Semiconductor device and method of manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56138833A JPS5840852A (ja) 1981-09-03 1981-09-03 相補型mos半導体装置及びその製造方法

Publications (2)

Publication Number Publication Date
JPS5840852A JPS5840852A (ja) 1983-03-09
JPH0324069B2 true JPH0324069B2 (fr) 1991-04-02

Family

ID=15231280

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56138833A Granted JPS5840852A (ja) 1980-10-02 1981-09-03 相補型mos半導体装置及びその製造方法

Country Status (1)

Country Link
JP (1) JPS5840852A (fr)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5961119A (ja) * 1982-09-30 1984-04-07 Fujitsu Ltd 半導体装置の製造方法
JPS6030169A (ja) * 1983-07-29 1985-02-15 Toshiba Corp 相補型mos半導体装置及びその製造方法
JPS6074664A (ja) * 1983-09-30 1985-04-26 Toshiba Corp 相補型mos半導体装置の製造方法
JPS6070757A (ja) * 1983-09-28 1985-04-22 Hitachi Ltd 半導体集積回路
JPS6089957A (ja) * 1983-10-24 1985-05-20 Nippon Telegr & Teleph Corp <Ntt> 相補形半導体装置
DE4020267C1 (fr) * 1990-06-26 1991-10-24 Mercedes-Benz Aktiengesellschaft, 7000 Stuttgart, De
DE4020266C1 (fr) * 1990-06-26 1991-09-26 Mercedes-Benz Aktiengesellschaft, 7000 Stuttgart, De
JP2993339B2 (ja) * 1993-12-03 1999-12-20 ヤマハ株式会社 半導体装置の製造方法

Also Published As

Publication number Publication date
JPS5840852A (ja) 1983-03-09

Similar Documents

Publication Publication Date Title
JP2605008B2 (ja) 半導体装置の製造方法
US4824796A (en) Process for manufacturing semiconductor BICMOS device
US20020055220A1 (en) Integration of high voltage self-aligned MOS components
JPH0355984B2 (fr)
JPS6347963A (ja) 集積回路とその製造方法
KR20010110769A (ko) 반도체 디바이스 및 그 제조 방법
US4560421A (en) Semiconductor device and method of manufacturing the same
JPH0648716B2 (ja) 集積回路装置の製法
JPH0669431A (ja) Soi基板上にバイポーラトランジスタとcmosトランジスタを製造する方法及びそれらのトランジスタ
US5079183A (en) C-mos device and a process for manufacturing the same
JPH0324069B2 (fr)
JPH065706B2 (ja) BiCMOS素子の製造方法
EP0126292B1 (fr) Dispositif semi-conducteur avec une couche d&#39;isolement entre les éléments et procédé de fabrication
JPS6362108B2 (fr)
JPH0324068B2 (fr)
JPH0974189A (ja) 半導体装置の製造方法
JPS6244862B2 (fr)
KR100259586B1 (ko) 반도체장치 제조방법
JPH0481336B2 (fr)
JP2918205B2 (ja) 半導体装置およびその製造方法
KR100386460B1 (ko) 씨모스 트랜지스터의 게이트 전극 형성방법
JPH0527265B2 (fr)
JPH02303035A (ja) 半導体装置
JP3848782B2 (ja) 半導体装置の製造方法
KR0124634B1 (ko) 반도체소자의 분리층 제조방법