JPH0263294B2 - - Google Patents

Info

Publication number
JPH0263294B2
JPH0263294B2 JP60074556A JP7455685A JPH0263294B2 JP H0263294 B2 JPH0263294 B2 JP H0263294B2 JP 60074556 A JP60074556 A JP 60074556A JP 7455685 A JP7455685 A JP 7455685A JP H0263294 B2 JPH0263294 B2 JP H0263294B2
Authority
JP
Japan
Prior art keywords
annealing
wafer
sio
seconds
trapping
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP60074556A
Other languages
English (en)
Other versions
JPS6142145A (ja
Inventor
Aurahamu Ueinbaagu Jiiu
Riidaa Yangu Donarudo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS6142145A publication Critical patent/JPS6142145A/ja
Publication of JPH0263294B2 publication Critical patent/JPH0263294B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158—Making the insulator
    • H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • H01L21/28185—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation with a treatment, e.g. annealing, after the formation of the gate insulator and before the formation of the definitive gate conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/268—Bombardment with radiation with high-energy radiation using electromagnetic radiation, e.g. laser radiation
    • H01L21/2686—Bombardment with radiation with high-energy radiation using electromagnetic radiation, e.g. laser radiation using incoherent radiation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158—Making the insulator
    • H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • H01L21/28202—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation in a nitrogen-containing ambient, e.g. nitride deposition, growth, oxynitridation, NH3 nitridation, N2O oxidation, thermal nitridation, RTN, plasma nitridation, RPN
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H01L29/518—Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/004—Annealing, incoherent light
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/91—Controlling charging state at semiconductor-insulator interface

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Toxicology (AREA)
  • Health & Medical Sciences (AREA)
  • Optics & Photonics (AREA)
  • Electromagnetism (AREA)
  • Ceramic Engineering (AREA)
  • Formation Of Insulating Films (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)

Description

【発明の詳細な説明】 Ａ 産業上の利用分野 本発明は、半導体ウエハのSiO2の焼鈍処理に
関する。
Ｂ 開示の概要 金属酸化物半導体（MOS）ウエハのSiO2膜の
焼鈍処理。流動酸素中にて輻射加熱源で加熱す
る。
Ｃ 従来技術 MOSウエハにおけるSiO2層の電子的特性を改
善するため1000℃で相当永く焼鈍することは既知
である。しかし急速焼鈍（アニーリング）につい
ては何ら示されていない。
Ｄ 発明が解決しようとする問題点 SiO2のホール・トラツピングを減らし、放射
強度を上げ、絶縁性を改善したい要求があつた。
Ｅ 問題点を解決するための手段 本発明は強いハロゲン・ランプの輻射でウエハ
を急速加熱し、他の処理工程の分断や永く待つ期
間なしに焼鈍を行なうことができる。
Ｆ 作用 ハロゲン・ランプにより急加熱ができ、ウエハ
上のSiO2の特性が向上する。
Ｇ 実施例 本発明はMOS回路ウエハのSiO2絶縁膜の特性
をよくするための処理である。第１図でウエハ１
の面上にSiO2絶縁体２があり、この面には後に
導体が付着される。ウエハは水晶板３の上に置か
れ、水晶容器４内に置かれる。入口５から酸素ガ
スが入れられる。ガスは出口６から出る。ランプ
の列７がオンにされるとウエハ１が所望の焼鈍温
度に急速に加熱される。タングステン・ハロゲ
ン・ランプがランプの一例である。
厚さ100〜1000ÅのSiO2膜の焼鈍は常圧のO2
（酸素）雰囲気中でなされる。好適な温度、時間
は1000℃、100秒程度である。実用上の範囲は10
〜300秒である。100秒が最良である。
第２図は焼鈍によるホール・トラツピングの減
少効果を示す。MOSキヤパシタ構造におけるホ
ール注入時間の関数としてのフラツトバンド電圧
シフトを示している。フラツトバンド電圧シフト
は、SiO2中のホール・トラツピングの量に比例
している。コントロールと記したカーブは焼鈍前
の高いトラツピングを示す。他のカーブは急加熱
焼鈍（RTA）後のトラツピングを示し、数字は
焼鈍時間（秒）である。特に100秒の場合は劇的
なホール・トラツピングの減少を示し、０のレベ
ルに達している。
RTAの前に窒素で前処理するとRTAの焼鈍特
性に改良がみられる。この前処理は例えば窒素中
での永い酸化後焼鈍（POA）等の処理で、シリ
コン−２酸化シリコン相接面に窒素原子を与え
る。例えば1000℃の窒素中で17時間のPOAがな
される。
Ｈ 発明の効果 永い時間をかけての焼鈍につきものの汚染や不
所望の拡散等なしに、ホール・トラピングが減
り、輻射強度が増したウエハが簡単な工程で得ら
れる。温度の制御も楽である。
【図面の簡単な説明】
第１図は本願実施例の側面図、第２図はホー
ル・トラツピングのグラフである。 １…ウエハ、２…SiO2、５…入口、６…出口、
７…ランプ。

Claims (1)

    【特許請求の範囲】
  1. １ 半導体ウエハ上のSiO2膜の特性を改善する
    ために、上記ウエハを酸素ガス中に置いて輻射加
    熱源により1000℃に加熱し100秒間焼鈍するウエ
    ハ処理法。
JP7455685A 1984-07-30 1985-04-10 ウエハ処理法 Granted JPS6142145A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/635,391 US4585492A (en) 1984-07-30 1984-07-30 Rapid thermal annealing of silicon dioxide for reduced hole trapping
US635391 1984-07-30

Publications (2)

Publication Number Publication Date
JPS6142145A JPS6142145A (ja) 1986-02-28
JPH0263294B2 true JPH0263294B2 (ja) 1990-12-27

Family

ID=24547617

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7455685A Granted JPS6142145A (ja) 1984-07-30 1985-04-10 ウエハ処理法

Country Status (4)

Country Link
US (1) US4585492A (ja)
EP (1) EP0170848B1 (ja)
JP (1) JPS6142145A (ja)
DE (1) DE3580417D1 (ja)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4661177A (en) * 1985-10-08 1987-04-28 Varian Associates, Inc. Method for doping semiconductor wafers by rapid thermal processing of solid planar diffusion sources
US4814291A (en) * 1986-02-25 1989-03-21 American Telephone And Telegraph Company, At&T Bell Laboratories Method of making devices having thin dielectric layers
US4784975A (en) * 1986-10-23 1988-11-15 International Business Machines Corporation Post-oxidation anneal of silicon dioxide
US4927770A (en) * 1988-11-14 1990-05-22 Electric Power Research Inst. Corp. Of District Of Columbia Method of fabricating back surface point contact solar cells
US4933022A (en) * 1988-11-14 1990-06-12 Board Of Trustees Of The Leland Stanford Univ. & Electric Power Research Institute Solar cell having interdigitated contacts and internal bypass diodes
US4933021A (en) * 1988-11-14 1990-06-12 Electric Power Research Institute Monolithic series-connected solar cells employing shorted p-n junctions for electrical isolation
US4962065A (en) * 1989-02-13 1990-10-09 The University Of Arkansas Annealing process to stabilize PECVD silicon nitride for application as the gate dielectric in MOS devices
US5264724A (en) * 1989-02-13 1993-11-23 The University Of Arkansas Silicon nitride for application as the gate dielectric in MOS devices
DE69125886T2 (de) 1990-05-29 1997-11-20 Semiconductor Energy Lab Dünnfilmtransistoren
KR0131062B1 (ko) * 1992-08-27 1998-04-14 순페이 야마자끼 반도체장치 제작방법
JPH0766420A (ja) * 1993-08-31 1995-03-10 Matsushita Electric Ind Co Ltd 薄膜の加工方法
JP3518122B2 (ja) * 1996-01-12 2004-04-12 ソニー株式会社 半導体装置の製造方法
US5904575A (en) * 1997-02-14 1999-05-18 Advanced Micro Devices, Inc. Method and apparatus incorporating nitrogen selectively for differential oxide growth
TW388095B (en) * 1997-05-20 2000-04-21 United Microelectronics Corp Method for improving planarization of dielectric layer in interconnect metal process
JP3754234B2 (ja) 1998-04-28 2006-03-08 インターナショナル・ビジネス・マシーンズ・コーポレーション ゲート構造側壁の酸化膜の形成方法
CN100442454C (zh) 2000-09-19 2008-12-10 马特森技术公司 形成介电薄膜的方法
GB2370043A (en) * 2000-12-12 2002-06-19 Mitel Corp Chemical treatment of silica films
SG110043A1 (en) * 2003-05-07 2005-04-28 Systems On Silicon Mfg Co Pte Rapid thermal annealing of silicon structures
US7632729B2 (en) * 2006-09-27 2009-12-15 Taiwan Semiconductor Manufacturing Co., Ltd. Method for semiconductor device performance enhancement
US8693553B2 (en) * 2007-12-28 2014-04-08 Nokia Corporation Methods, apparatuses, and computer program products for adaptive synchronized decoding of digital video

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BE674294A (ja) * 1964-12-28
US3615873A (en) * 1969-06-03 1971-10-26 Sprague Electric Co Method of stabilizing mos devices
US4431900A (en) * 1982-01-15 1984-02-14 Fairchild Camera & Instrument Corporation Laser induced flow Ge-O based materials

Also Published As

Publication number Publication date
EP0170848B1 (en) 1990-11-07
EP0170848A3 (en) 1987-07-01
DE3580417D1 (de) 1990-12-13
US4585492A (en) 1986-04-29
JPS6142145A (ja) 1986-02-28
EP0170848A2 (en) 1986-02-12

Similar Documents

Publication Publication Date Title
JPH0263294B2 (ja)
KR940007587B1 (ko) 반도체장치의 제조방법
JPS63111632A (ja) 二酸化シリコン層の安定化方法
JPH10107018A (ja) 半導体ウェーハの熱処理装置
JP4582608B2 (ja) 酸窒化ケイ素膜を製造する方法
JPH0317373B2 (ja)
JPS63304670A (ja) 薄膜半導体装置の製造方法
JP3271407B2 (ja) 熱処理方法及び熱処理装置
JP3250996B2 (ja) 表面に絶縁膜を有するシリコン基板およびその製造方法および装置
JP2917303B2 (ja) 半導体装置の製造方法
JP3089669B2 (ja) 半導体装置の製造方法
JPS62286282A (ja) 薄膜トランジスタの製造方法
RU2183365C1 (ru) Способ диффузии бора в кремниевые пластины
JPH0697664B2 (ja) 化合物半導体のアニ−ル法
JP2880993B1 (ja) 半導体酸化膜の形成方法
JP2000114253A (ja) 半導体酸化膜形成法
JPH0281421A (ja) 多結晶シリコン膜の形成方法
JPS5928369A (ja) 半導体装置用キヤパシタの製造方法
KR100278227B1 (ko) 반도체 소자의 웨이퍼상에 실리사이드막을 형성하는 방법
JPH04245636A (ja) 絶縁膜形成方法
JPH04101421A (ja) 半導体集積回路の製造方法
JPH0691076B2 (ja) 半導体装置の製造方法
JPS61260625A (ja) 絶縁物層の界面改質方法
JPS60253221A (ja) シリサイド電極の形成方法
JPH02268412A (ja) キャパシタの製造方法