JPH0253816B2 - - Google Patents

Info

Publication number
JPH0253816B2
JPH0253816B2 JP55084056A JP8405680A JPH0253816B2 JP H0253816 B2 JPH0253816 B2 JP H0253816B2 JP 55084056 A JP55084056 A JP 55084056A JP 8405680 A JP8405680 A JP 8405680A JP H0253816 B2 JPH0253816 B2 JP H0253816B2
Authority
JP
Japan
Prior art keywords
processor
data
transfer
handshake
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP55084056A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5710858A (en
Inventor
Koshu Yoshizaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP8405680A priority Critical patent/JPS5710858A/ja
Publication of JPS5710858A publication Critical patent/JPS5710858A/ja
Publication of JPH0253816B2 publication Critical patent/JPH0253816B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/167—Interprocessor communication using a common memory, e.g. mailbox

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
JP8405680A 1980-06-23 1980-06-23 Interprocessor communication system Granted JPS5710858A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8405680A JPS5710858A (en) 1980-06-23 1980-06-23 Interprocessor communication system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8405680A JPS5710858A (en) 1980-06-23 1980-06-23 Interprocessor communication system

Publications (2)

Publication Number Publication Date
JPS5710858A JPS5710858A (en) 1982-01-20
JPH0253816B2 true JPH0253816B2 (OSRAM) 1990-11-19

Family

ID=13819831

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8405680A Granted JPS5710858A (en) 1980-06-23 1980-06-23 Interprocessor communication system

Country Status (1)

Country Link
JP (1) JPS5710858A (OSRAM)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0695133B2 (ja) * 1985-04-22 1994-11-24 横河電機株式会社 Ｉｃテストシステム

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5127042A (ja) * 1974-08-19 1976-03-06 Hitachi Ltd Fukusukeisankishisutemu
JPS5925258B2 (ja) * 1976-09-28 1984-06-15 日本電気株式会社 プロセツサ制御システム
JPS5834858B2 (ja) * 1976-12-14 1983-07-29 株式会社日立製作所 デ−タ交換制御方式
US4155117A (en) * 1977-07-28 1979-05-15 International Business Machines Corporation Synchronizing channel-to-channel adapter

Also Published As

Publication number Publication date
JPS5710858A (en) 1982-01-20

Similar Documents

Publication Publication Date Title
JPH0554144B2 (OSRAM)
JPH0772889B2 (ja) 情報処理システム
JPH0253816B2 (OSRAM)
JPS5833970B2 (ja) プロセッサ間通信方式
JPH0666061B2 (ja) マルチｃｐｕ通信装置
JPS61123244A (ja) デ−タ通信処理装置
JPS6126706B2 (OSRAM)
JPH03246743A (ja) プロセッサ間通信方式
JP2705955B2 (ja) 並列情報処理装置
JP2853607B2 (ja) ジョブ間通信システム
JP2666782B2 (ja) 多重バス制御システム
JP2752456B2 (ja) チャネル装置
JP2573790B2 (ja) 転送制御装置
JPH0434187B2 (OSRAM)
JPH08101810A (ja) バス制御方法
JPS6243765A (ja) プロセツサ間デ−タ転送方式
JPS6019023B2 (ja) デ−タ処理装置
JPH03252848A (ja) スプリットバスにおける可変バス幅指定方式及び可変バス幅情報受信方式
JPH0113575B2 (OSRAM)
JPH0766361B2 (ja) データ転送方法
JPS6143369A (ja) マルチプロセツサシステム
JPS6240566A (ja) 共通バス制御方式
JPH01108665A (ja) Ｄｍａ転送制御方式
JPS61264829A (ja) ネツトワ−ク制御装置の割込み制御方式
JPS60114927A (ja) フアイルメモリアクセス制御方式