JPH0217867B2 - - Google Patents

Info

Publication number
JPH0217867B2
JPH0217867B2 JP56147343A JP14734381A JPH0217867B2 JP H0217867 B2 JPH0217867 B2 JP H0217867B2 JP 56147343 A JP56147343 A JP 56147343A JP 14734381 A JP14734381 A JP 14734381A JP H0217867 B2 JPH0217867 B2 JP H0217867B2
Authority
JP
Japan
Prior art keywords
latch circuit
data
read
write
output latch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56147343A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5786179A (en
Inventor
Gotsutoin Supensaa Aibu Jon
Kuraibu Saaruooru Aran
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Publication of JPS5786179A publication Critical patent/JPS5786179A/ja
Publication of JPH0217867B2 publication Critical patent/JPH0217867B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/16—Multiplexed systems, i.e. using two or more similar devices which are alternately accessed for enqueue and dequeue operations, e.g. ping-pong buffers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Television Signal Processing For Recording (AREA)
  • Transition And Organic Metals Composition Catalysts For Addition Polymerization (AREA)
  • Holo Graphy (AREA)
  • Memory System (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
JP56147343A 1980-09-19 1981-09-18 Random access memory device Granted JPS5786179A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB8030300A GB2084361B (en) 1980-09-19 1980-09-19 Random access memory arrangements

Publications (2)

Publication Number Publication Date
JPS5786179A JPS5786179A (en) 1982-05-29
JPH0217867B2 true JPH0217867B2 (enrdf_load_stackoverflow) 1990-04-23

Family

ID=10516165

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56147343A Granted JPS5786179A (en) 1980-09-19 1981-09-18 Random access memory device

Country Status (7)

Country Link
US (1) US4415994A (enrdf_load_stackoverflow)
EP (1) EP0048586B1 (enrdf_load_stackoverflow)
JP (1) JPS5786179A (enrdf_load_stackoverflow)
AT (1) ATE24617T1 (enrdf_load_stackoverflow)
CA (1) CA1164563A (enrdf_load_stackoverflow)
DE (1) DE3175775D1 (enrdf_load_stackoverflow)
GB (1) GB2084361B (enrdf_load_stackoverflow)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5839357A (ja) * 1981-08-31 1983-03-08 Sanyo Electric Co Ltd Ｒａｍのアドレス方法
JPS58203694A (ja) * 1982-05-21 1983-11-28 Nec Corp メモリ回路
FR2536200B1 (fr) * 1982-11-15 1987-01-16 Helen Andre Unite de stockage temporaire de donnees organisee en file d'attente
FR2549995B1 (fr) * 1983-07-27 1985-09-27 Trt Telecom Radio Electr Dispositif permettant d'emmagasiner des donnees a un premier rythme et de les restituer a un deuxieme rythme
US4549283A (en) * 1983-09-06 1985-10-22 Rockwell International Corporation Digital time delay circuit with high speed and large delay capacity
DE3333225A1 (de) * 1983-09-14 1985-03-28 Siemens AG, 1000 Berlin und 8000 München Verfahren zur taktratenkonversion
JPS60175293A (ja) * 1984-02-21 1985-09-09 Toshiba Corp 半導体メモリ
US4766572A (en) * 1984-12-27 1988-08-23 Nec Corporation Semiconductor memory having a bypassable data output latch
JPH07118187B2 (ja) * 1985-05-27 1995-12-18 松下電器産業株式会社 先入れ先出し記憶装置
US5179692A (en) * 1985-08-07 1993-01-12 Seiko Epson Corporation Emulation device for driving a LCD with signals formatted for a CRT display
US4860246A (en) * 1985-08-07 1989-08-22 Seiko Epson Corporation Emulation device for driving a LCD with a CRT display
JPH084340B2 (ja) * 1985-08-07 1996-01-17 セイコーエプソン株式会社 インタ−フエイス装置
US5019906A (en) * 1985-10-17 1991-05-28 Ampex Corporation Time base corrector memory arrangement and memory control
US4763203A (en) * 1985-10-17 1988-08-09 Ampex Corporation Time base corrector with accurate timing corrector control
US4907070A (en) * 1985-10-17 1990-03-06 Ampex Corporation Time base corrector with memory mapped system control
US4733294A (en) * 1985-10-17 1988-03-22 Ampex Corporation Time base corrector memory arrangement and memory control
JPS6292991A (ja) * 1985-10-19 1987-04-28 富士通テン株式会社 画像表示方式
JPS62202537A (ja) * 1986-02-19 1987-09-07 Hitachi Ltd 半導体集積回路装置
IT1197273B (it) * 1986-09-25 1988-11-30 Telettra Lab Telefon Sistema e dispositivi per interfacciare macchine asincrone tra loro
US4789960A (en) * 1987-01-30 1988-12-06 Rca Licensing Corporation Dual port video memory system having semi-synchronous data input and data output
US4823302A (en) * 1987-01-30 1989-04-18 Rca Licensing Corporation Block oriented random access memory able to perform a data read, a data write and a data refresh operation in one block-access time
US4821226A (en) * 1987-01-30 1989-04-11 Rca Licensing Corporation Dual port video memory system having a bit-serial address input port
US5093807A (en) 1987-12-23 1992-03-03 Texas Instruments Incorporated Video frame storage system
US5587962A (en) * 1987-12-23 1996-12-24 Texas Instruments Incorporated Memory circuit accommodating both serial and random access including an alternate address buffer register
GB2215098B (en) * 1988-02-13 1992-09-09 Allan Mcintosh Memory mapping device
US4951143A (en) * 1989-05-24 1990-08-21 American Dynamics Corporation Memory configuration for unsynchronized input and output data streams
JPH0778989B2 (ja) * 1989-06-21 1995-08-23 株式会社東芝 半導体メモリ装置
US5107465A (en) * 1989-09-13 1992-04-21 Advanced Micro Devices, Inc. Asynchronous/synchronous pipeline dual mode memory access circuit and method
EP0421627B1 (en) * 1989-10-03 1998-11-11 Advanced Micro Devices, Inc. Memory device
JP2560124B2 (ja) * 1990-03-16 1996-12-04 株式会社セガ・エンタープライゼス ビデオゲームシステム及び情報処理装置
GB9008932D0 (en) * 1990-04-20 1990-06-20 British Broadcasting Corp Synchronisation of digital audio signals
US5278957A (en) * 1991-04-16 1994-01-11 Zilog, Inc. Data transfer circuit for interfacing two bus systems that operate asynchronously with respect to each other
JPH07130166A (ja) * 1993-09-13 1995-05-19 Mitsubishi Electric Corp 半導体記憶装置および同期型半導体記憶装置
EP2056301B1 (en) * 2000-07-07 2011-11-30 Mosaid Technologies Incorporated A high speed dram architecture with uniform access latency

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3402398A (en) * 1964-08-31 1968-09-17 Bunker Ramo Plural content addressed memories with a common sensing circuit
US3560940A (en) * 1968-07-15 1971-02-02 Ibm Time shared interconnection apparatus
US4044335A (en) * 1974-09-23 1977-08-23 Rockwell International Corporation Memory cell output driver
GB1568379A (en) * 1976-02-19 1980-05-29 Micro Consultants Ltd Video store

Also Published As

Publication number Publication date
EP0048586A3 (en) 1983-07-20
DE3175775D1 (en) 1987-02-05
EP0048586B1 (en) 1986-12-30
GB2084361A (en) 1982-04-07
ATE24617T1 (de) 1987-01-15
EP0048586A2 (en) 1982-03-31
CA1164563A (en) 1984-03-27
JPS5786179A (en) 1982-05-29
GB2084361B (en) 1984-11-21
US4415994A (en) 1983-11-15

Similar Documents

Publication Publication Date Title
JPH0217867B2 (enrdf_load_stackoverflow)
US4734880A (en) Dynamic random access memory arrangements having WE, RAS, and CAS derived from a single system clock
US10860216B2 (en) Mechanism for enabling full data bus utilization without increasing data granularity
US4789960A (en) Dual port video memory system having semi-synchronous data input and data output
EP0147500A2 (en) Semiconductor memory device
US6396747B2 (en) Semiconductor memory device capable of high speed input/output of wide bandwidth data by improving usage efficiency of external data bus
JPH0620292B2 (ja) 時間軸修正機能を有する映像信号回路
JPH07113821B2 (ja) 半導体記憶装置
US5500825A (en) Parallel data outputting storage circuit
US5842169A (en) Read/write control method and circuit for a sound recording/reproducing device
JPS60107796A (ja) ダイナミツクメモリの制御回路
JPS61227295A (ja) 半導体記憶装置
JPH0528760A (ja) 半導体メモリ
US5260909A (en) Memory with phase locked serial input port
JPS6250791A (ja) ダイナミツク型半導体メモリ装置
JP2002055873A (ja) メモリ統合装置
JPS63171077A (ja) 画像メモリ
JPS6243888A (ja) デユアルポ−トメモリ
JPS633583A (ja) 映像信号処理装置
JPH0263396A (ja) 映像信号用時間軸補正装置
JPH0542756B2 (enrdf_load_stackoverflow)
JPS6199190A (ja) ビデオメモリ−装置
JPH05143283A (ja) データ速度変換装置
JPS626481A (ja) 可変長シフトレジスタ
JPH0219918A (ja) ビデオメモリ