JPH0156539B2 - - Google Patents

Info

Publication number
JPH0156539B2
JPH0156539B2 JP60167304A JP16730485A JPH0156539B2 JP H0156539 B2 JPH0156539 B2 JP H0156539B2 JP 60167304 A JP60167304 A JP 60167304A JP 16730485 A JP16730485 A JP 16730485A JP H0156539 B2 JPH0156539 B2 JP H0156539B2
Authority
JP
Japan
Prior art keywords
metal
insulating film
layer metal
layer
upper layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP60167304A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6229175A (ja
Inventor
Takatomo Enoki
Kimyoshi Yamazaki
Kuniki Oowada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP60167304A priority Critical patent/JPS6229175A/ja
Priority to US06/887,211 priority patent/US4694564A/en
Priority to DE8686110293T priority patent/DE3679868D1/de
Priority to EP86110293A priority patent/EP0211353B1/en
Publication of JPS6229175A publication Critical patent/JPS6229175A/ja
Publication of JPH0156539B2 publication Critical patent/JPH0156539B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/061Manufacture or treatment of FETs having Schottky gates
    • H10D30/0612Manufacture or treatment of FETs having Schottky gates of lateral single-gate Schottky FETs
    • H10D30/0614Manufacture or treatment of FETs having Schottky gates of lateral single-gate Schottky FETs using processes wherein the final gate is made after the completion of the source and drain regions, e.g. gate-last processes using dummy gates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28575Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising AIIIBV compounds
    • H01L21/28587Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising AIIIBV compounds characterised by the sectional shape, e.g. T, inverted T
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/139Schottky barrier

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Junction Field-Effect Transistors (AREA)
JP60167304A 1985-07-29 1985-07-29 電界効果型トランジスタの製造方法 Granted JPS6229175A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP60167304A JPS6229175A (ja) 1985-07-29 1985-07-29 電界効果型トランジスタの製造方法
US06/887,211 US4694564A (en) 1985-07-29 1986-07-21 Method for the manufacture of a Schottky gate field effect transistor
DE8686110293T DE3679868D1 (de) 1985-07-29 1986-07-25 Verfahren zur herstellung eines feldeffekttransistors.
EP86110293A EP0211353B1 (en) 1985-07-29 1986-07-25 Method for the manufacture of a field effect transistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60167304A JPS6229175A (ja) 1985-07-29 1985-07-29 電界効果型トランジスタの製造方法

Publications (2)

Publication Number Publication Date
JPS6229175A JPS6229175A (ja) 1987-02-07
JPH0156539B2 true JPH0156539B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1989-11-30

Family

ID=15847266

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60167304A Granted JPS6229175A (ja) 1985-07-29 1985-07-29 電界効果型トランジスタの製造方法

Country Status (4)

Country Link
US (1) US4694564A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP (1) EP0211353B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS6229175A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE3679868D1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NZ218499A (en) * 1985-12-10 1990-04-26 Genetic Systems Corp Monoclonal antibodies against pseudomonas aeruginosa, pharmaceutical compositions and detection methods
DE3609274A1 (de) * 1986-03-19 1987-09-24 Siemens Ag Verfahren zur herstellung eines selbstjustiert positionierten metallkontaktes
JPS63155671A (ja) * 1986-12-18 1988-06-28 Nec Corp 半導体装置の製造方法
JPS63229720A (ja) * 1987-03-18 1988-09-26 Nec Corp 化合物半導体装置
FR2613134B1 (fr) * 1987-03-24 1990-03-09 Labo Electronique Physique Dispositif semiconducteur du type transistor a effet de champ
JPH0722448B2 (ja) * 1987-03-31 1995-03-15 株式会社クボタ 水田用作業車
US4808545A (en) * 1987-04-20 1989-02-28 International Business Machines Corporation High speed GaAs MESFET having refractory contacts and a self-aligned cold gate fabrication process
US5229323A (en) * 1987-08-21 1993-07-20 Kabushiki Kaisha Toshiba Method for manufacturing a semiconductor device with Schottky electrodes
US4792531A (en) * 1987-10-05 1988-12-20 Menlo Industries, Inc. Self-aligned gate process
JPH021136A (ja) * 1987-10-23 1990-01-05 Vitesse Semiconductor Corp 3−v族デバイス用の誘電キャップ
JP2685149B2 (ja) * 1988-04-11 1997-12-03 住友電気工業株式会社 電界効果トランジスタの製造方法
GB2237929A (en) * 1989-10-23 1991-05-15 Philips Electronic Associated A method of manufacturing a semiconductor device
JPH03138938A (ja) * 1989-10-24 1991-06-13 Toshiba Corp 半導体装置の製造方法
US5212117A (en) * 1989-10-24 1993-05-18 Kabushiki Kaisha Toshiba Method of manufacturing a semiconductor device contact structure using lift
KR940007666B1 (ko) * 1990-12-26 1994-08-22 재단법인 한국전자통신연구소 이중층의 내열성 게이트를 사용한 자기정렬형 GaAs 전계효과 트랜지스터의 제조방법
US5888890A (en) * 1994-08-12 1999-03-30 Lg Semicon Co., Ltd. Method of manufacturing field effect transistor
KR100211070B1 (ko) * 1994-08-19 1999-07-15 아끼구사 나오유끼 반도체 장치 및 그 제조방법
US5824575A (en) * 1994-08-22 1998-10-20 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method of manufacturing the same
US5744400A (en) * 1996-05-06 1998-04-28 Accord Semiconductor Equipment Group Apparatus and method for dry milling of non-planar features on a semiconductor surface
RU2131631C1 (ru) * 1997-04-18 1999-06-10 Самсоненко Борис Николаевич Способ изготовления полупроводниковых приборов
US6087208A (en) * 1998-03-31 2000-07-11 Advanced Micro Devices, Inc. Method for increasing gate capacitance by using both high and low dielectric gate material
TW400612B (en) * 1998-10-19 2000-08-01 United Microelectronics Corp The manufacturing method of a transistor
US6673714B2 (en) * 2002-04-25 2004-01-06 Hewlett-Packard Development Company, L.P. Method of fabricating a sub-lithographic sized via
US7045404B2 (en) * 2004-01-16 2006-05-16 Cree, Inc. Nitride-based transistors with a protective layer and a low-damage recess and methods of fabrication thereof
RU2349987C1 (ru) * 2007-07-17 2009-03-20 Открытое акционерное общество "ОКБ-Планета" Способ изготовления полевого транзистора с барьером шоттки
KR20100073247A (ko) * 2008-12-23 2010-07-01 한국전자통신연구원 자기정렬 전계 효과 트랜지스터 구조체

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4213840A (en) * 1978-11-13 1980-07-22 Avantek, Inc. Low-resistance, fine-line semiconductor device and the method for its manufacture
US4214966A (en) * 1979-03-20 1980-07-29 Bell Telephone Laboratories, Incorporated Process useful in the fabrication of articles with metallized surfaces
US4325181A (en) * 1980-12-17 1982-04-20 The United States Of America As Represented By The Secretary Of The Navy Simplified fabrication method for high-performance FET
JPS58143577A (ja) * 1982-02-22 1983-08-26 Toshiba Corp 埋め込みゲ−ト電界効果トランジスタの製造方法
US4561169A (en) * 1982-07-30 1985-12-31 Hitachi, Ltd. Method of manufacturing semiconductor device utilizing multilayer mask
DE3230945A1 (de) * 1982-08-20 1984-02-23 Telefunken electronic GmbH, 7100 Heilbronn Verfahren zum herstellen eines feldeffekttransistors
JPS59103355A (ja) * 1982-12-06 1984-06-14 Nec Corp 半導体装置
JPS616871A (ja) * 1984-06-21 1986-01-13 Matsushita Electric Ind Co Ltd 電界効果トランジスタの製造方法

Also Published As

Publication number Publication date
US4694564A (en) 1987-09-22
DE3679868D1 (de) 1991-07-25
EP0211353B1 (en) 1991-06-19
JPS6229175A (ja) 1987-02-07
EP0211353A3 (en) 1987-11-19
EP0211353A2 (en) 1987-02-25

Similar Documents

Publication Publication Date Title
JPH0156539B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US5858843A (en) Low temperature method of forming gate electrode and gate dielectric
US5288654A (en) Method of making a mushroom-shaped gate electrode of semiconductor device
JP2780986B2 (ja) 集積回路の製造方法
US4892835A (en) Method of manufacturing a field effect transistor
JP3229665B2 (ja) Mosfetの製造方法
US4977100A (en) Method of fabricating a MESFET
US4939154A (en) Method of fabricating an insulated gate semiconductor device having a self-aligned gate
JP2677401B2 (ja) 自己整列ゲートfetの製造方法
US4933297A (en) Method for etching windows having different depths
JP2780162B2 (ja) 半導体デバイスの製造方法
US20010019866A1 (en) Method of forming a contact hole in a semiconductor substrate using oxide spacers on the sidewalls of the contact hole
US5334545A (en) Process for forming self-aligning cobalt silicide T-gates of silicon MOS devices
JPH02183534A (ja) 集積デバイス中に接点を形成するために絶縁層を通してテーパー状のホールを形成する方法
JPH02138750A (ja) 半導体装置の製造方法
US5410174A (en) Contact structure for integrated circuits
US5589418A (en) Method of forming a polysilicon buried contact
US5237192A (en) MESFET semiconductor device having a T-shaped gate electrode
JP3027236B2 (ja) 半導体素子およびその製造方法
EP0379925B1 (en) Process of fabricating dynamic random access memory cell
JP3611925B2 (ja) 電界効果トランジスタ,及びその製造方法
JP3383244B2 (ja) 半導体トランジスタ及びその製造方法
JP2605647B2 (ja) 半導体装置の製造方法
JP3471884B2 (ja) 半導体装置の製造方法
JPH0311628A (ja) 半導体装置およびその製造方法

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term