JPH0131223B2 - - Google Patents

Info

Publication number
JPH0131223B2
JPH0131223B2 JP6981580A JP6981580A JPH0131223B2 JP H0131223 B2 JPH0131223 B2 JP H0131223B2 JP 6981580 A JP6981580 A JP 6981580A JP 6981580 A JP6981580 A JP 6981580A JP H0131223 B2 JPH0131223 B2 JP H0131223B2
Authority
JP
Japan
Prior art keywords
input
output device
data
access control
processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP6981580A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56166529A (en
Inventor
Atsuo Tamura
Kenji Inoe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP6981580A priority Critical patent/JPS56166529A/ja
Publication of JPS56166529A publication Critical patent/JPS56166529A/ja
Publication of JPH0131223B2 publication Critical patent/JPH0131223B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/32—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP6981580A 1980-05-26 1980-05-26 Control system for input and output device Granted JPS56166529A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6981580A JPS56166529A (en) 1980-05-26 1980-05-26 Control system for input and output device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6981580A JPS56166529A (en) 1980-05-26 1980-05-26 Control system for input and output device

Publications (2)

Publication Number Publication Date
JPS56166529A JPS56166529A (en) 1981-12-21
JPH0131223B2 true JPH0131223B2 (OSRAM) 1989-06-23

Family

ID=13413626

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6981580A Granted JPS56166529A (en) 1980-05-26 1980-05-26 Control system for input and output device

Country Status (1)

Country Link
JP (1) JPS56166529A (OSRAM)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101033928B1 (ko) * 2008-07-01 2011-05-11 삼성전자주식회사 하이브리드 디엠에이를 이용한 고속의 데이터 처리 장치 및방법

Also Published As

Publication number Publication date
JPS56166529A (en) 1981-12-21

Similar Documents

Publication Publication Date Title
US6553487B1 (en) Device and method for performing high-speed low overhead context switch
JPH0131223B2 (OSRAM)
US5878278A (en) System for controlling connection requests by each IO controllers storing and managing a request queue wherein additional channel addresses can be added
US6446150B1 (en) Method of and system for managing reselection on a SCSI bus
JP3283928B2 (ja) ディスク制御装置
JPS63223860A (ja) 複数プロセツサ構成装置
JPS6336023B2 (OSRAM)
JPS59188749A (ja) デ−タ転送制御方式
JPS6148743B2 (OSRAM)
JPH01233544A (ja) データ転送方式
JPS59144955A (ja) 情報処理装置
JPS6227413B2 (OSRAM)
JPS6022383B2 (ja) 入出力制御装置
JPH0236971B2 (OSRAM)
JPH02113363A (ja) マルチプロセッサシステムにおけるタイムスライス制御方式
JPH02127732A (ja) ジョブ管理方式
JPS61101864A (ja) プログラム制御方式
JPH02133849A (ja) 受信データ転送処理方式
JPH05101112A (ja) データベース演算処理装置
JP2000010899A (ja) 入出力処理システム及びその周辺装置制御方法並びにその制御プログラムを記録した記録媒体
JPS622349B2 (OSRAM)
JPH0115902B2 (OSRAM)
JPH0685154B2 (ja) 中間バッファ制御方式
JPS63296155A (ja) 周辺制御装置
JPS63245754A (ja) 情報処理システムの入出力制御方式