JPS6148743B2 - - Google Patents
Info
- Publication number
- JPS6148743B2 JPS6148743B2 JP53132184A JP13218478A JPS6148743B2 JP S6148743 B2 JPS6148743 B2 JP S6148743B2 JP 53132184 A JP53132184 A JP 53132184A JP 13218478 A JP13218478 A JP 13218478A JP S6148743 B2 JPS6148743 B2 JP S6148743B2
- Authority
- JP
- Japan
- Prior art keywords
- interrupt
- storage means
- level
- interrupt level
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13218478A JPS5559555A (en) | 1978-10-27 | 1978-10-27 | High-speed level switching device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13218478A JPS5559555A (en) | 1978-10-27 | 1978-10-27 | High-speed level switching device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5559555A JPS5559555A (en) | 1980-05-06 |
| JPS6148743B2 true JPS6148743B2 (OSRAM) | 1986-10-25 |
Family
ID=15075344
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13218478A Granted JPS5559555A (en) | 1978-10-27 | 1978-10-27 | High-speed level switching device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5559555A (OSRAM) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57161934A (en) * | 1981-03-30 | 1982-10-05 | Fujitsu Ltd | Microprogram controlling system |
| JPS5814253A (ja) * | 1981-07-17 | 1983-01-27 | Nec Corp | 中央処理装置の割込方式 |
| JPS62267835A (ja) * | 1986-05-15 | 1987-11-20 | Fujitsu Ltd | 物理ブロツク割当て制御方式 |
| JPS6352240A (ja) * | 1986-08-22 | 1988-03-05 | Hitachi Ltd | デ−タ処理装置 |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4966041A (OSRAM) * | 1972-10-27 | 1974-06-26 |
-
1978
- 1978-10-27 JP JP13218478A patent/JPS5559555A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5559555A (en) | 1980-05-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4181938A (en) | Processor device | |
| EP1115060A2 (en) | Device and method for performing high-speed low overhead context switch | |
| US4949241A (en) | Microcomputer system including a master processor and a slave processor synchronized by three control lines | |
| JPS60159941A (ja) | 多重レベル優先順位マイクロ割込みコントローラ | |
| US6700582B2 (en) | Method and system for buffer management | |
| JPS6148743B2 (OSRAM) | ||
| US6938118B1 (en) | Controlling access to a primary memory | |
| JPS6336023B2 (OSRAM) | ||
| JPS59144955A (ja) | 情報処理装置 | |
| JPH0876876A (ja) | マイクロプロセッサのクロック供給制御回路 | |
| JPS6227413B2 (OSRAM) | ||
| JP2501393B2 (ja) | 直接メモリアクセス装置 | |
| JPS6120139A (ja) | 割込み制御方式 | |
| JP3127737B2 (ja) | ディジタル信号処理装置 | |
| JPS6352240A (ja) | デ−タ処理装置 | |
| JPS5939766B2 (ja) | マルチプレクサチャネル装置 | |
| JPH0347536B2 (OSRAM) | ||
| JPS5942331B2 (ja) | プロセツサソウチノセイギヨホウシキ | |
| JPS6149695B2 (OSRAM) | ||
| JPH0658659B2 (ja) | プロセッサ間の割込み制御方法 | |
| JPH01154234A (ja) | 割込み制御装置 | |
| JPS59176848A (ja) | 先行制御方式 | |
| JPH02133849A (ja) | 受信データ転送処理方式 | |
| JPS5968067A (ja) | 走行ステツプ数指定処理方式 | |
| JPH04358227A (ja) | マイクロプロセッサ |