JPH0125096B2 - - Google Patents
Info
- Publication number
- JPH0125096B2 JPH0125096B2 JP53115032A JP11503278A JPH0125096B2 JP H0125096 B2 JPH0125096 B2 JP H0125096B2 JP 53115032 A JP53115032 A JP 53115032A JP 11503278 A JP11503278 A JP 11503278A JP H0125096 B2 JPH0125096 B2 JP H0125096B2
- Authority
- JP
- Japan
- Prior art keywords
- bus
- computer
- data
- switch
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Bus Control (AREA)
- Information Transfer Systems (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19772742035 DE2742035A1 (de) | 1977-09-19 | 1977-09-19 | Rechnersystem |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5456743A JPS5456743A (en) | 1979-05-08 |
| JPH0125096B2 true JPH0125096B2 (enEXAMPLES) | 1989-05-16 |
Family
ID=6019283
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11503278A Granted JPS5456743A (en) | 1977-09-19 | 1978-09-19 | Computer system |
Country Status (8)
| Country | Link |
|---|---|
| JP (1) | JPS5456743A (enEXAMPLES) |
| BE (1) | BE870595A (enEXAMPLES) |
| CA (1) | CA1121015A (enEXAMPLES) |
| DE (1) | DE2742035A1 (enEXAMPLES) |
| FR (1) | FR2403600A1 (enEXAMPLES) |
| GB (1) | GB1597333A (enEXAMPLES) |
| IT (1) | IT1098541B (enEXAMPLES) |
| NL (1) | NL7809481A (enEXAMPLES) |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5680722A (en) * | 1979-12-06 | 1981-07-02 | Nippon Telegr & Teleph Corp <Ntt> | Interprocessor control system |
| DE3104903C2 (de) * | 1981-02-11 | 1986-05-15 | Siemens AG, 1000 Berlin und 8000 München | Anordnung zum Datenaustausch zwischen parallel arbeitenden Mikrorechnern |
| EP0057756B1 (de) * | 1981-02-11 | 1985-02-20 | Siemens Aktiengesellschaft | Anordnung zum Datenaustausch in parallel arbeitenden Multi-Mikrorechnersystemen |
| JPS5864562A (ja) * | 1981-10-14 | 1983-04-16 | Hitachi Ltd | 信号処理装置 |
| JPS5924363A (ja) * | 1982-07-31 | 1984-02-08 | Nec Home Electronics Ltd | 複数マイクロコンピユ−タのバス共通接続方式 |
| JPS5945527A (ja) * | 1982-09-07 | 1984-03-14 | Hitachi Ltd | バス制御方法 |
| FR2605768B1 (fr) * | 1986-10-23 | 1989-05-05 | Bull Sa | Dispositif de commande de bus constitue par plusieurs segments isolables |
| JPS63138448A (ja) * | 1986-12-01 | 1988-06-10 | Fanuc Ltd | 多重プロセツサ処理システムにおけるバス制御方式 |
| JP2967928B2 (ja) * | 1987-06-19 | 1999-10-25 | 日本電信電話株式会社 | 並列プロセツサ |
| FI84114C (fi) * | 1988-02-17 | 1991-10-10 | Valtion Teknillinen | Inkopplingssystem. |
| JP4317296B2 (ja) | 1999-09-17 | 2009-08-19 | 株式会社ターボデータラボラトリー | 並列コンピュータのアーキテクチャおよびこのアーキテクチャを利用した情報処理ユニット |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3832695A (en) * | 1972-11-06 | 1974-08-27 | Sperry Rand Corp | Partitioning circuit employing external interrupt signal |
| JPS5093362A (enEXAMPLES) * | 1973-12-19 | 1975-07-25 | ||
| DE2546202A1 (de) * | 1975-10-15 | 1977-04-28 | Siemens Ag | Rechnersystem aus mehreren miteinander verbundenen und zusammenwirkenden einzelrechnern und verfahren zum betrieb des rechnersystems |
| JPS52109340A (en) * | 1976-03-09 | 1977-09-13 | Zilog Inc | Device and method of microprocessing |
| JPS5324743A (en) * | 1976-08-20 | 1978-03-07 | Hitachi Ltd | Bus selector for electronic computer |
| DE2641741C2 (de) * | 1976-09-16 | 1986-01-16 | Siemens AG, 1000 Berlin und 8000 München | Rechenanlage aus mehreren miteinander über ein Sammelleitungssystem verbundenen und zusammenwirkenden Einzelrechnern und einem Steuerrechner |
| DE2651004A1 (de) * | 1976-11-08 | 1978-05-11 | Siemens Ag | Datenverarbeitungsanlage mit einer symmetrischen multiprozessorstruktur |
-
1977
- 1977-09-19 DE DE19772742035 patent/DE2742035A1/de not_active Withdrawn
-
1978
- 1978-05-26 GB GB23285/78A patent/GB1597333A/en not_active Expired
- 1978-09-13 IT IT27598/78A patent/IT1098541B/it active
- 1978-09-13 FR FR7826276A patent/FR2403600A1/fr active Granted
- 1978-09-18 NL NL7809481A patent/NL7809481A/xx not_active Application Discontinuation
- 1978-09-18 CA CA000311503A patent/CA1121015A/en not_active Expired
- 1978-09-19 JP JP11503278A patent/JPS5456743A/ja active Granted
- 1978-09-19 BE BE190579A patent/BE870595A/xx not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| DE2742035A1 (de) | 1979-03-29 |
| CA1121015A (en) | 1982-03-30 |
| FR2403600A1 (fr) | 1979-04-13 |
| BE870595A (fr) | 1979-01-15 |
| GB1597333A (en) | 1981-09-03 |
| FR2403600B1 (enEXAMPLES) | 1985-02-15 |
| IT7827598A0 (it) | 1978-09-13 |
| IT1098541B (it) | 1985-09-07 |
| NL7809481A (nl) | 1979-03-21 |
| JPS5456743A (en) | 1979-05-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0047440B1 (en) | Shift circuit | |
| DE3533847C2 (de) | Weglenkendes Paketvermittlungs-Koppelfeld mit stufeninterner Paketübertragung | |
| US5832303A (en) | Large scale interconnecting switch using communication controller groups with multiple input-to-one output signal lines and adaptable crossbar unit using plurality of selectors | |
| JPH0125096B2 (enEXAMPLES) | ||
| US4739476A (en) | Local interconnection scheme for parallel processing architectures | |
| JPH06266750A (ja) | ロジックシステム | |
| CN105260162B (zh) | 一种矢量排列电路及矢量处理器 | |
| JP2509947B2 (ja) | ネットワ−ク制御方式 | |
| CN1007115B (zh) | 波形成型电路 | |
| JPH05151183A (ja) | 並列演算装置 | |
| JPH05274279A (ja) | 並列処理装置及び方法 | |
| JP3119130B2 (ja) | ネットワーク構成 | |
| CN108287935B (zh) | 一种包含可预分配布线结构的可编程器件 | |
| US5423005A (en) | Programmable automatic controller having a configuration circuit cooperating with a monitor logic to selectively transmit a different return output frame | |
| JPS63202199A (ja) | ル−ト選択情報生成装置 | |
| CN219143694U (zh) | 拼接显示设备 | |
| JPS61150005A (ja) | ロ−ダ装置 | |
| JPH0555904B2 (enEXAMPLES) | ||
| JPH0714256B2 (ja) | 電気回路網シミュレータの自動接続システム | |
| KR100450321B1 (ko) | 링형 통신망에서의 전자식 바이패스 스위치 | |
| JPH05307533A (ja) | 多段結合網実装方式 | |
| JP3365124B2 (ja) | フェーズドアレーアンテナ装置 | |
| JPH0865718A (ja) | クロスバネットワーク装置用クロスバ部品 | |
| JPS61179698A (ja) | 制御関与判定方式 | |
| JP2001337727A (ja) | 複数電源接続装置 |