JPH0122653B2 - - Google Patents

Info

Publication number
JPH0122653B2
JPH0122653B2 JP55177648A JP17764880A JPH0122653B2 JP H0122653 B2 JPH0122653 B2 JP H0122653B2 JP 55177648 A JP55177648 A JP 55177648A JP 17764880 A JP17764880 A JP 17764880A JP H0122653 B2 JPH0122653 B2 JP H0122653B2
Authority
JP
Japan
Prior art keywords
address
control device
main storage
storage device
flip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55177648A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57101958A (en
Inventor
Kazuhiko Gokon
Satoru Kuwata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP55177648A priority Critical patent/JPS57101958A/ja
Publication of JPS57101958A publication Critical patent/JPS57101958A/ja
Publication of JPH0122653B2 publication Critical patent/JPH0122653B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0615—Address space extension
    • G06F12/0623—Address space extension for memory modules

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)
JP55177648A 1980-12-16 1980-12-16 Memory address extension system Granted JPS57101958A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55177648A JPS57101958A (en) 1980-12-16 1980-12-16 Memory address extension system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55177648A JPS57101958A (en) 1980-12-16 1980-12-16 Memory address extension system

Publications (2)

Publication Number Publication Date
JPS57101958A JPS57101958A (en) 1982-06-24
JPH0122653B2 true JPH0122653B2 (instruction) 1989-04-27

Family

ID=16034660

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55177648A Granted JPS57101958A (en) 1980-12-16 1980-12-16 Memory address extension system

Country Status (1)

Country Link
JP (1) JPS57101958A (instruction)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61243548A (ja) * 1985-04-22 1986-10-29 Nec Corp デ−タ記憶装置
JPS62128094A (ja) * 1985-11-28 1987-06-10 Nec Ic Microcomput Syst Ltd マイクロコンピユ−タ
JP2886856B2 (ja) * 1986-04-09 1999-04-26 株式会社日立製作所 二重化バス接続方式
JPS643769A (en) * 1987-06-26 1989-01-09 Nippon Telegraph & Telephone Memory access system
JP2638139B2 (ja) * 1988-10-14 1997-08-06 三菱マテリアル株式会社 粉末成形における均一充填装置
JPH02199562A (ja) * 1989-01-30 1990-08-07 Oki Electric Ind Co Ltd 二重化メモリコピー方式
JP5321782B2 (ja) * 2008-01-22 2013-10-23 日本電気株式会社 二重化システム及びメモリコピー方法

Also Published As

Publication number Publication date
JPS57101958A (en) 1982-06-24

Similar Documents

Publication Publication Date Title
EP0333593B1 (en) A data processing system capable of fault diagnosis
JPS59106056A (ja) フエイルセイフ式デ−タ処理システム
JPH0122653B2 (instruction)
JPS6011950A (ja) 二重化メモリシステム
JPH0238969B2 (instruction)
JPH01116963A (ja) 記憶サブシステム
JPH0656604B2 (ja) 情報処理装置
JP3012402B2 (ja) 情報処理システム
JP2904266B2 (ja) バス縮退に対処できるメモリ接続制御装置
KR960010878B1 (ko) 이중화 시스템
JPS638500B2 (instruction)
JP2001142730A (ja) Ｃｐｕアクセス空間の制御方式
JPH09319692A (ja) コンピュータシステム及びそのデバイス制御方法
JPH10187355A (ja) ディスク制御システム
JPH0237458A (ja) 冗長バス構成のバス制御方式
JPS63132358A (ja) 多重化メモリ装置
JP2000231512A (ja) 高速メモリコピー方法およびコピー回路
JPS61151757A (ja) マイクロプログラム制御装置
JPS62182953A (ja) メモリアクセス制御方式
JPH06175929A (ja) 二重化主記憶装置
JPH04263333A (ja) メモリ二重化方式
JPH08137709A (ja) 情報処理システム
JPH06119200A (ja) メモリ装置およびそのテスト方式
JPH02216573A (ja) ２重化メモリ構成方法
JPH0315213B2 (instruction)