JP7022651B2 - 膜をエッチングする方法及びプラズマ処理装置 - Google Patents
膜をエッチングする方法及びプラズマ処理装置 Download PDFInfo
- Publication number
- JP7022651B2 JP7022651B2 JP2018101397A JP2018101397A JP7022651B2 JP 7022651 B2 JP7022651 B2 JP 7022651B2 JP 2018101397 A JP2018101397 A JP 2018101397A JP 2018101397 A JP2018101397 A JP 2018101397A JP 7022651 B2 JP7022651 B2 JP 7022651B2
- Authority
- JP
- Japan
- Prior art keywords
- film
- gas
- precursor
- plasma
- chamber
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31127—Etching organic layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
- H01J37/32—Gas-filled discharge tubes
- H01J37/32009—Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
- H01J37/32082—Radio frequency generated discharge
- H01J37/32091—Radio frequency generated discharge the radio frequency energy being capacitively coupled to the plasma
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
- H01L21/02233—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
- H01L21/02236—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
- H01L21/02238—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor silicon in uncombined form, i.e. pure silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
- H01L21/02244—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of a metallic layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31127—Etching organic layers
- H01L21/31133—Etching organic layers by chemical means
- H01L21/31138—Etching organic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
- H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
- H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
- H01L21/32137—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas of silicon-containing layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67017—Apparatus for fluid treatment
- H01L21/67063—Apparatus for fluid treatment for etching
- H01L21/67069—Apparatus for fluid treatment for etching for drying etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
- H01J2237/00—Discharge tubes exposing object to beam, e.g. for analysis treatment, etching, imaging
- H01J2237/32—Processing objects by plasma generation
- H01J2237/33—Processing objects by plasma generation characterised by the type of processing
- H01J2237/334—Etching
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Plasma & Fusion (AREA)
- Inorganic Chemistry (AREA)
- Analytical Chemistry (AREA)
- Drying Of Semiconductors (AREA)
- Plasma Technology (AREA)
- Manufacturing Of Printed Circuit Boards (AREA)
Priority Applications (7)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2018101397A JP7022651B2 (ja) | 2018-05-28 | 2018-05-28 | 膜をエッチングする方法及びプラズマ処理装置 |
| US16/212,847 US10923360B2 (en) | 2018-05-28 | 2018-12-07 | Method of etching film and plasma processing apparatus |
| TW112125937A TWI892179B (zh) | 2018-05-28 | 2019-05-21 | 電漿處理裝置 |
| TW108117401A TWI811367B (zh) | 2018-05-28 | 2019-05-21 | 膜之蝕刻方法及電漿處理裝置 |
| KR1020190060375A KR20190135413A (ko) | 2018-05-28 | 2019-05-23 | 막을 에칭하는 방법 및 플라즈마 처리장치 |
| CN201910444639.1A CN110544628B (zh) | 2018-05-28 | 2019-05-27 | 对膜进行蚀刻的方法和等离子体处理装置 |
| US17/152,093 US11664236B2 (en) | 2018-05-28 | 2021-01-19 | Method of etching film and plasma processing apparatus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2018101397A JP7022651B2 (ja) | 2018-05-28 | 2018-05-28 | 膜をエッチングする方法及びプラズマ処理装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2019207911A JP2019207911A (ja) | 2019-12-05 |
| JP2019207911A5 JP2019207911A5 (enExample) | 2021-01-07 |
| JP7022651B2 true JP7022651B2 (ja) | 2022-02-18 |
Family
ID=68614106
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2018101397A Active JP7022651B2 (ja) | 2018-05-28 | 2018-05-28 | 膜をエッチングする方法及びプラズマ処理装置 |
Country Status (5)
| Country | Link |
|---|---|
| US (2) | US10923360B2 (enExample) |
| JP (1) | JP7022651B2 (enExample) |
| KR (1) | KR20190135413A (enExample) |
| CN (1) | CN110544628B (enExample) |
| TW (2) | TWI892179B (enExample) |
Families Citing this family (29)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110268508B (zh) | 2017-03-27 | 2024-03-19 | 株式会社日立高新技术 | 等离子体处理方法 |
| US10665665B2 (en) * | 2018-10-22 | 2020-05-26 | Micron Technology, Inc. | Passivation material for a pillar adjacent a trench |
| JP7412257B2 (ja) * | 2019-12-20 | 2024-01-12 | 東京エレクトロン株式会社 | エッチング方法、基板処理装置、及び基板処理システム |
| US11355350B2 (en) * | 2019-12-20 | 2022-06-07 | Tokyo Electron Limited | Etching method, substrate processing apparatus, and substrate processing system |
| CN114885614B (zh) * | 2019-12-23 | 2023-12-12 | 应用材料公司 | 用于蚀刻用于半导体应用的材料层的方法 |
| US12112954B2 (en) | 2020-01-29 | 2024-10-08 | Tokyo Electron Limited | Etching method, substrate processing apparatus, and substrate processing system |
| JP7557969B2 (ja) * | 2020-01-29 | 2024-09-30 | 東京エレクトロン株式会社 | エッチング方法、基板処理装置、及び基板処理システム |
| KR102506311B1 (ko) * | 2020-02-10 | 2023-03-06 | 주식회사 히타치하이테크 | 플라스마 처리 방법 |
| TWI893134B (zh) * | 2020-06-19 | 2025-08-11 | 日商東京威力科創股份有限公司 | 蝕刻方法、基板處理裝置及基板處理系統 |
| JP7594943B2 (ja) * | 2020-06-19 | 2024-12-05 | 東京エレクトロン株式会社 | エッチング方法、基板処理装置、及び基板処理システム |
| TW202213517A (zh) * | 2020-08-28 | 2022-04-01 | 日商東京威力科創股份有限公司 | 基板處理方法及電漿處理裝置 |
| JP7577546B2 (ja) * | 2020-08-28 | 2024-11-05 | 東京エレクトロン株式会社 | 基板処理方法及びプラズマ処理装置 |
| JP7577012B2 (ja) | 2021-03-26 | 2024-11-01 | 東京エレクトロン株式会社 | 基板処理方法及び基板処理装置 |
| TWI828187B (zh) * | 2021-06-22 | 2024-01-01 | 日商東京威力科創股份有限公司 | 蝕刻方法及電漿處理裝置 |
| JP7250895B2 (ja) * | 2021-06-22 | 2023-04-03 | 東京エレクトロン株式会社 | エッチング方法及びプラズマ処理装置 |
| JP7313402B2 (ja) | 2021-06-29 | 2023-07-24 | 株式会社Kokusai Electric | 半導体装置の製造方法、基板処理装置、プログラム及びエッチング方法 |
| TW202314852A (zh) | 2021-07-02 | 2023-04-01 | 日商東京威力科創股份有限公司 | 蝕刻方法及電漿處理裝置 |
| KR20240027026A (ko) * | 2021-07-05 | 2024-02-29 | 도쿄엘렉트론가부시키가이샤 | 기판 처리 방법 및 기판 처리 장치 |
| JP7664139B2 (ja) * | 2021-09-30 | 2025-04-17 | 東京エレクトロン株式会社 | エッチング方法及びプラズマ処理装置 |
| KR20230052079A (ko) | 2021-10-12 | 2023-04-19 | 삼성전자주식회사 | 반도체 소자의 패턴 형성 방법 |
| JPWO2023127820A1 (enExample) * | 2021-12-28 | 2023-07-06 | ||
| US12334354B2 (en) | 2022-02-01 | 2025-06-17 | Applied Materials, Inc. | Sidewall passivation for plasma etching |
| JP7257088B1 (ja) * | 2022-03-24 | 2023-04-13 | 東京エレクトロン株式会社 | プラズマ処理方法及びプラズマ処理システム |
| JP7577865B2 (ja) * | 2022-04-18 | 2024-11-05 | 株式会社日立ハイテク | プラズマ処理方法 |
| US12463053B2 (en) * | 2023-03-30 | 2025-11-04 | Applied Materials, Inc. | Method for etching high aspect ratio structures |
| CN120883336A (zh) * | 2023-04-13 | 2025-10-31 | 东京毅力科创株式会社 | 蚀刻方法和等离子体处理装置 |
| US20240347346A1 (en) * | 2023-04-14 | 2024-10-17 | Tokyo Electron Limited | Semiconductor devices and methods of manufacturing the same |
| WO2025004625A1 (ja) * | 2023-06-29 | 2025-01-02 | 東京エレクトロン株式会社 | エッチング方法及びプラズマ処理装置 |
| US20250308895A1 (en) * | 2024-03-26 | 2025-10-02 | Tokyo Electron Limited | Selective in-situ carbon-based mask protection |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2007080982A (ja) | 2005-09-13 | 2007-03-29 | Hitachi High-Technologies Corp | エッチング方法、エッチング装置及び半導体装置の製造方法 |
| JP2012204668A (ja) | 2011-03-25 | 2012-10-22 | Tokyo Electron Ltd | プラズマエッチング方法および記憶媒体 |
| JP2017011127A (ja) | 2015-06-23 | 2017-01-12 | 東京エレクトロン株式会社 | エッチング方法 |
| JP2018050055A (ja) | 2011-10-27 | 2018-03-29 | アプライド マテリアルズ インコーポレイテッドApplied Materials,Incorporated | 低k及びその他の誘電体膜をエッチングするための処理チャンバ |
Family Cites Families (31)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4343677A (en) * | 1981-03-23 | 1982-08-10 | Bell Telephone Laboratories, Incorporated | Method for patterning films using reactive ion etching thereof |
| US5085727A (en) * | 1990-05-21 | 1992-02-04 | Applied Materials, Inc. | Plasma etch apparatus with conductive coating on inner metal surfaces of chamber to provide protection from chemical corrosion |
| JP3570903B2 (ja) * | 1998-09-25 | 2004-09-29 | 株式会社ルネサステクノロジ | 半導体装置の製造方法 |
| US7294580B2 (en) * | 2003-04-09 | 2007-11-13 | Lam Research Corporation | Method for plasma stripping using periodic modulation of gas chemistry and hydrocarbon addition |
| JP2006278517A (ja) * | 2005-03-28 | 2006-10-12 | Tokyo Electron Ltd | プラズマエッチング方法、プラズマエッチング装置、制御プログラム及びコンピュータ記憶媒体 |
| JP2007227529A (ja) * | 2006-02-22 | 2007-09-06 | Tokyo Electron Ltd | 半導体装置の製造方法、プラズマ処理装置、及び記憶媒体 |
| JP2007242753A (ja) * | 2006-03-07 | 2007-09-20 | Tokyo Electron Ltd | プラズマエッチング方法、プラズマエッチング装置、制御プログラム及びコンピュータ記憶媒体 |
| JP4912907B2 (ja) * | 2007-02-06 | 2012-04-11 | 東京エレクトロン株式会社 | プラズマエッチング方法及びプラズマエッチング装置 |
| JP4790649B2 (ja) * | 2007-03-16 | 2011-10-12 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
| JP5067068B2 (ja) | 2007-08-17 | 2012-11-07 | 東京エレクトロン株式会社 | 半導体装置の製造方法及び記憶媒体 |
| US8591661B2 (en) * | 2009-12-11 | 2013-11-26 | Novellus Systems, Inc. | Low damage photoresist strip method for low-K dielectrics |
| JP5298938B2 (ja) * | 2009-02-24 | 2013-09-25 | 住友電気工業株式会社 | 半導体素子の製造方法 |
| US8691701B2 (en) * | 2009-05-08 | 2014-04-08 | Lam Research Corporation | Strip with reduced low-K dielectric damage |
| JP2011077322A (ja) * | 2009-09-30 | 2011-04-14 | Tokyo Electron Ltd | 結晶性珪素膜の成膜方法およびプラズマcvd装置 |
| JP5877982B2 (ja) * | 2011-09-22 | 2016-03-08 | Sppテクノロジーズ株式会社 | プラズマエッチング方法 |
| JP2014053502A (ja) * | 2012-09-07 | 2014-03-20 | Toshiba Corp | 半導体装置の製造方法 |
| US9165783B2 (en) * | 2012-11-01 | 2015-10-20 | Applied Materials, Inc. | Method of patterning a low-k dielectric film |
| FR3000602B1 (fr) * | 2012-12-28 | 2016-06-24 | Commissariat A L Energie Atomique Et Aux Energies Alternatives | Procede de gravure d'un materiau dielectrique poreux |
| JP6041709B2 (ja) * | 2013-03-05 | 2016-12-14 | 東京エレクトロン株式会社 | 金属層をエッチングする方法 |
| JP6185305B2 (ja) | 2013-06-28 | 2017-08-23 | 東京エレクトロン株式会社 | プラズマエッチング方法およびプラズマエッチング装置 |
| JP2015084396A (ja) * | 2013-09-19 | 2015-04-30 | 東京エレクトロン株式会社 | エッチング方法 |
| US9543158B2 (en) * | 2014-12-04 | 2017-01-10 | Lam Research Corporation | Technique to deposit sidewall passivation for high aspect ratio cylinder etch |
| US9378971B1 (en) * | 2014-12-04 | 2016-06-28 | Lam Research Corporation | Technique to deposit sidewall passivation for high aspect ratio cylinder etch |
| US10297459B2 (en) * | 2013-09-20 | 2019-05-21 | Lam Research Corporation | Technique to deposit sidewall passivation for high aspect ratio cylinder etch |
| US10170324B2 (en) * | 2014-12-04 | 2019-01-01 | Lam Research Corporation | Technique to tune sidewall passivation deposition conformality for high aspect ratio cylinder etch |
| US9384998B2 (en) * | 2014-12-04 | 2016-07-05 | Lam Research Corporation | Technique to deposit sidewall passivation for high aspect ratio cylinder etch |
| US9887097B2 (en) * | 2014-12-04 | 2018-02-06 | Lam Research Corporation | Technique to deposit sidewall passivation for high aspect ratio cylinder etch |
| JP6320282B2 (ja) * | 2014-12-05 | 2018-05-09 | 東京エレクトロン株式会社 | エッチング方法 |
| JP6339961B2 (ja) * | 2015-03-31 | 2018-06-06 | 東京エレクトロン株式会社 | エッチング方法 |
| JP6438831B2 (ja) * | 2015-04-20 | 2018-12-19 | 東京エレクトロン株式会社 | 有機膜をエッチングする方法 |
| JP6578145B2 (ja) * | 2015-07-07 | 2019-09-18 | 東京エレクトロン株式会社 | エッチング方法 |
-
2018
- 2018-05-28 JP JP2018101397A patent/JP7022651B2/ja active Active
- 2018-12-07 US US16/212,847 patent/US10923360B2/en active Active
-
2019
- 2019-05-21 TW TW112125937A patent/TWI892179B/zh active
- 2019-05-21 TW TW108117401A patent/TWI811367B/zh active
- 2019-05-23 KR KR1020190060375A patent/KR20190135413A/ko active Pending
- 2019-05-27 CN CN201910444639.1A patent/CN110544628B/zh active Active
-
2021
- 2021-01-19 US US17/152,093 patent/US11664236B2/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2007080982A (ja) | 2005-09-13 | 2007-03-29 | Hitachi High-Technologies Corp | エッチング方法、エッチング装置及び半導体装置の製造方法 |
| JP2012204668A (ja) | 2011-03-25 | 2012-10-22 | Tokyo Electron Ltd | プラズマエッチング方法および記憶媒体 |
| JP2018050055A (ja) | 2011-10-27 | 2018-03-29 | アプライド マテリアルズ インコーポレイテッドApplied Materials,Incorporated | 低k及びその他の誘電体膜をエッチングするための処理チャンバ |
| JP2017011127A (ja) | 2015-06-23 | 2017-01-12 | 東京エレクトロン株式会社 | エッチング方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110544628A (zh) | 2019-12-06 |
| US11664236B2 (en) | 2023-05-30 |
| JP2019207911A (ja) | 2019-12-05 |
| KR20190135413A (ko) | 2019-12-06 |
| TWI811367B (zh) | 2023-08-11 |
| US20210143019A1 (en) | 2021-05-13 |
| US10923360B2 (en) | 2021-02-16 |
| TWI892179B (zh) | 2025-08-01 |
| TW202004911A (zh) | 2020-01-16 |
| CN110544628B (zh) | 2024-10-11 |
| US20190362984A1 (en) | 2019-11-28 |
| TW202343572A (zh) | 2023-11-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP7022651B2 (ja) | 膜をエッチングする方法及びプラズマ処理装置 | |
| KR102893898B1 (ko) | 막을 에칭하는 방법 및 플라즈마 처리 장치 | |
| KR102364322B1 (ko) | 에칭 방법 | |
| US11462412B2 (en) | Etching method | |
| JP6521848B2 (ja) | エッチング方法 | |
| JP6550278B2 (ja) | エッチング方法 | |
| KR102505154B1 (ko) | 에칭 방법 | |
| KR20230129345A (ko) | 플라즈마 처리 장치 및 에칭 방법 | |
| KR102700600B1 (ko) | 에칭 방법 | |
| JP7025952B2 (ja) | エッチングする方法及びプラズマ処理装置 | |
| JP6504827B2 (ja) | エッチング方法 | |
| KR102839620B1 (ko) | 실리콘 산화막을 에칭하는 방법 및 플라즈마 처리 장치 | |
| TWI843909B (zh) | 電漿處理方法及電漿處理設備 | |
| JP7296277B2 (ja) | エッチングする方法、デバイス製造方法、及びプラズマ処理装置 | |
| KR20200113170A (ko) | 막을 에칭하는 방법 및 플라즈마 처리 장치 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20201118 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20201118 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20211018 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20211102 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20211108 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20220111 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20220207 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 7022651 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |