JP6896673B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP6896673B2 JP6896673B2 JP2018055860A JP2018055860A JP6896673B2 JP 6896673 B2 JP6896673 B2 JP 6896673B2 JP 2018055860 A JP2018055860 A JP 2018055860A JP 2018055860 A JP2018055860 A JP 2018055860A JP 6896673 B2 JP6896673 B2 JP 6896673B2
- Authority
- JP
- Japan
- Prior art keywords
- trench
- gate electrode
- region
- resistance
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/811—Combinations of field-effect devices and one or more diodes, capacitors or resistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/761—PN junctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/765—Making of isolation regions between components by field effect
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/411—Insulated-gate bipolar transistors [IGBT]
- H10D12/441—Vertical IGBTs
- H10D12/461—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions
- H10D12/481—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions having gate structures on slanted surfaces, on vertical surfaces, or in grooves, e.g. trench gate IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
- H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]
- H10D62/106—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] having supplementary regions doped oppositely to or in rectifying contact with regions of the semiconductor bodies, e.g. guard rings with PN or Schottky junctions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/124—Shapes, relative sizes or dispositions of the regions of semiconductor bodies or of junctions between the regions
- H10D62/126—Top-view geometrical layouts of the regions or the junctions
- H10D62/127—Top-view geometrical layouts of the regions or the junctions of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
- H10D62/141—Anode or cathode regions of thyristors; Collector or emitter regions of gated bipolar-mode devices, e.g. of IGBTs
- H10D62/142—Anode regions of thyristors or collector regions of gated bipolar-mode devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
- H10D62/393—Body regions of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/111—Field plates
- H10D64/117—Recessed field plates, e.g. trench field plates or buried field plates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
- H10D64/311—Gate electrodes for field-effect devices
- H10D64/411—Gate electrodes for field-effect devices for FETs
- H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
- H10D64/512—Disposition of the gate electrodes, e.g. buried gates
- H10D64/513—Disposition of the gate electrodes, e.g. buried gates within recesses in the substrate, e.g. trench gates, groove gates or buried gates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
- H10D64/311—Gate electrodes for field-effect devices
- H10D64/411—Gate electrodes for field-effect devices for FETs
- H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
- H10D64/517—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers
- H10D64/518—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers characterised by their lengths or sectional shapes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
- H10D64/311—Gate electrodes for field-effect devices
- H10D64/411—Gate electrodes for field-effect devices for FETs
- H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
- H10D64/517—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers
- H10D64/519—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers characterised by their top-view geometrical layouts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/66—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes
- H10D64/661—Electrodes having a conductor capacitively coupled to a semiconductor by an insulator, e.g. MIS electrodes the conductor comprising a layer of silicon contacting the insulator, e.g. polysilicon having vertical doping variation
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/40—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00 with at least one component covered by groups H10D10/00 or H10D18/00, e.g. integration of IGFETs with BJTs
- H10D84/401—Combinations of FETs or IGBTs with BJTs
- H10D84/403—Combinations of FETs or IGBTs with BJTs and with one or more of diodes, resistors or capacitors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/811—Combinations of field-effect devices and one or more diodes, capacitors or resistors
- H10D84/817—Combinations of field-effect devices and resistors only
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2018055860A JP6896673B2 (ja) | 2018-03-23 | 2018-03-23 | 半導体装置 |
| US16/122,007 US10573732B2 (en) | 2018-03-23 | 2018-09-05 | Semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2018055860A JP6896673B2 (ja) | 2018-03-23 | 2018-03-23 | 半導体装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2019169597A JP2019169597A (ja) | 2019-10-03 |
| JP2019169597A5 JP2019169597A5 (enExample) | 2020-03-05 |
| JP6896673B2 true JP6896673B2 (ja) | 2021-06-30 |
Family
ID=67985527
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2018055860A Active JP6896673B2 (ja) | 2018-03-23 | 2018-03-23 | 半導体装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US10573732B2 (enExample) |
| JP (1) | JP6896673B2 (enExample) |
Families Citing this family (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6896673B2 (ja) * | 2018-03-23 | 2021-06-30 | 株式会社東芝 | 半導体装置 |
| JP6946219B2 (ja) * | 2018-03-23 | 2021-10-06 | 株式会社東芝 | 半導体装置 |
| JP7085975B2 (ja) * | 2018-12-17 | 2022-06-17 | 三菱電機株式会社 | 半導体装置 |
| JP7210342B2 (ja) | 2019-03-18 | 2023-01-23 | 株式会社東芝 | 半導体装置 |
| US11101375B2 (en) | 2019-03-19 | 2021-08-24 | Kabushiki Kaisha Toshiba | Semiconductor device and method of controlling same |
| JP7346170B2 (ja) | 2019-08-30 | 2023-09-19 | 株式会社東芝 | 半導体装置及び半導体モジュール |
| JP7242491B2 (ja) | 2019-09-20 | 2023-03-20 | 株式会社東芝 | 半導体装置及び半導体回路 |
| JP7456113B2 (ja) * | 2019-10-11 | 2024-03-27 | 富士電機株式会社 | 半導体装置 |
| JP7198236B2 (ja) | 2020-03-13 | 2022-12-28 | 株式会社東芝 | 半導体装置 |
| JP7384750B2 (ja) | 2020-06-10 | 2023-11-21 | 株式会社東芝 | 半導体装置 |
| JP7330154B2 (ja) | 2020-09-16 | 2023-08-21 | 株式会社東芝 | 半導体装置及び半導体回路 |
| JP7330155B2 (ja) | 2020-09-16 | 2023-08-21 | 株式会社東芝 | 半導体装置及び半導体回路 |
| CN112750902B (zh) * | 2021-02-05 | 2021-11-02 | 深圳吉华微特电子有限公司 | 一种高抗短路能力的沟槽栅igbt |
| JP7472068B2 (ja) | 2021-03-19 | 2024-04-22 | 株式会社東芝 | 半導体装置及び半導体回路 |
| JP7471250B2 (ja) * | 2021-03-19 | 2024-04-19 | 株式会社東芝 | 半導体装置 |
| JP7490604B2 (ja) | 2021-03-22 | 2024-05-27 | 株式会社東芝 | 半導体装置 |
| JP7706844B2 (ja) * | 2021-11-24 | 2025-07-14 | 三菱電機株式会社 | Rc-igbt |
| WO2023223589A1 (ja) * | 2022-05-19 | 2023-11-23 | 住友電気工業株式会社 | 半導体チップ |
| US20250201701A1 (en) * | 2022-05-19 | 2025-06-19 | Sumitomo Electric Industries, Ltd. | Semiconductor chip |
| WO2024214386A1 (ja) * | 2023-04-14 | 2024-10-17 | ヌヴォトンテクノロジージャパン株式会社 | 半導体装置 |
| CN121128336A (zh) * | 2023-05-22 | 2025-12-12 | 罗姆股份有限公司 | 半导体装置 |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4297363A (en) | 1980-07-21 | 1981-10-27 | Sterling Drug Inc. | 2-Amino-3(4 or 5)-(pyridinyl)phenols and their use as cardiotonics |
| JP2000101076A (ja) | 1998-09-25 | 2000-04-07 | Toshiba Corp | 絶縁ゲート型半導体素子とその駆動方法 |
| JP2006210535A (ja) | 2005-01-26 | 2006-08-10 | Toyota Industries Corp | 半導体装置 |
| JP5138274B2 (ja) * | 2007-05-25 | 2013-02-06 | 三菱電機株式会社 | 半導体装置 |
| JP5493840B2 (ja) * | 2009-12-25 | 2014-05-14 | 富士電機株式会社 | 半導体装置 |
| JP5742672B2 (ja) | 2011-11-02 | 2015-07-01 | 株式会社デンソー | 半導体装置 |
| JP6064371B2 (ja) | 2012-05-30 | 2017-01-25 | 株式会社デンソー | 半導体装置 |
| CN104488085A (zh) * | 2012-09-07 | 2015-04-01 | 株式会社日立制作所 | 电力变换用开关元件以及电力变换装置 |
| JP6111130B2 (ja) * | 2013-04-22 | 2017-04-05 | 新電元工業株式会社 | 半導体装置及び半導体装置の製造方法 |
| JP6257554B2 (ja) | 2015-05-08 | 2018-01-10 | 三菱電機株式会社 | 半導体装置 |
| JP6896673B2 (ja) * | 2018-03-23 | 2021-06-30 | 株式会社東芝 | 半導体装置 |
-
2018
- 2018-03-23 JP JP2018055860A patent/JP6896673B2/ja active Active
- 2018-09-05 US US16/122,007 patent/US10573732B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| JP2019169597A (ja) | 2019-10-03 |
| US10573732B2 (en) | 2020-02-25 |
| US20190296133A1 (en) | 2019-09-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6896673B2 (ja) | 半導体装置 | |
| JP7091204B2 (ja) | 半導体装置 | |
| US11056484B2 (en) | Semiconductor device with multiple trench structures | |
| CN106688083B (zh) | 半导体装置 | |
| JP6946219B2 (ja) | 半導体装置 | |
| US20160268181A1 (en) | Semiconductor device | |
| JP2012227335A (ja) | 半導体装置 | |
| CN109509789B (zh) | 半导体装置 | |
| JP5487956B2 (ja) | 半導体装置 | |
| JP7749787B2 (ja) | 半導体装置の駆動方法 | |
| JP7297709B2 (ja) | 半導体装置及び半導体回路 | |
| JP7242491B2 (ja) | 半導体装置及び半導体回路 | |
| JP7352437B2 (ja) | 半導体装置 | |
| JPWO2015107614A1 (ja) | 電力用半導体装置 | |
| JP7387501B2 (ja) | 半導体装置およびその制御方法 | |
| JP2013069871A (ja) | 半導体装置 | |
| JP2000004017A (ja) | 絶縁ゲ−ト形バイポ−ラトランジスタ | |
| JP7780380B2 (ja) | 半導体装置 | |
| KR102646517B1 (ko) | 다중 전계 완화 구조를 갖는 전력 반도체 소자 | |
| TWI903399B (zh) | 半導體裝置 | |
| JP7635090B2 (ja) | 半導体装置および半導体装置の制御方法 | |
| JP7302469B2 (ja) | 半導体装置 | |
| JP2023172272A (ja) | 半導体装置および電力変換装置 | |
| JP2025158610A (ja) | 半導体装置 | |
| JP2024135963A (ja) | 半導体装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20180731 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20200122 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20200122 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20201215 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20201216 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20210210 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20210511 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20210609 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6896673 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |