JP6076653B2 - 電子部品内蔵基板及び電子部品内蔵基板の製造方法 - Google Patents

電子部品内蔵基板及び電子部品内蔵基板の製造方法 Download PDF

Info

Publication number
JP6076653B2
JP6076653B2 JP2012188798A JP2012188798A JP6076653B2 JP 6076653 B2 JP6076653 B2 JP 6076653B2 JP 2012188798 A JP2012188798 A JP 2012188798A JP 2012188798 A JP2012188798 A JP 2012188798A JP 6076653 B2 JP6076653 B2 JP 6076653B2
Authority
JP
Japan
Prior art keywords
substrate
sealing resin
layer
electronic component
solder ball
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2012188798A
Other languages
English (en)
Japanese (ja)
Other versions
JP2014049476A (ja
JP2014049476A5 (https=
Inventor
功一 田中
功一 田中
倉嶋　信幸
信幸 倉嶋
肇 飯塚
肇 飯塚
鉄也 小山
鉄也 小山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shinko Electric Industries Co Ltd
Original Assignee
Shinko Electric Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinko Electric Industries Co Ltd filed Critical Shinko Electric Industries Co Ltd
Priority to JP2012188798A priority Critical patent/JP6076653B2/ja
Priority to US13/968,620 priority patent/US9137900B2/en
Publication of JP2014049476A publication Critical patent/JP2014049476A/ja
Publication of JP2014049476A5 publication Critical patent/JP2014049476A5/ja
Application granted granted Critical
Publication of JP6076653B2 publication Critical patent/JP6076653B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in printed circuit boards [PCB], e.g. insert-mounted components [IMC]
    • H05K1/185—Printed circuits structurally associated with non-printed electric components associated with components mounted in printed circuit boards [PCB], e.g. insert-mounted components [IMC] associated with components encapsulated in the insulating substrate of the PCBs; associated with components incorporated in internal layers of multilayer circuit boards
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/36—Assembling printed circuits with other printed circuits
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/611—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
    • H10W74/114—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by a substrate and the encapsulations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/401—Package configurations characterised by multiple insulating or insulated package substrates, interposers or RDLs
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in printed circuit boards [PCB], e.g. insert-mounted components [IMC]
    • H05K1/185—Printed circuits structurally associated with non-printed electric components associated with components mounted in printed circuit boards [PCB], e.g. insert-mounted components [IMC] associated with components encapsulated in the insulating substrate of the PCBs; associated with components incorporated in internal layers of multilayer circuit boards
    • H05K1/186—Printed circuits structurally associated with non-printed electric components associated with components mounted in printed circuit boards [PCB], e.g. insert-mounted components [IMC] associated with components encapsulated in the insulating substrate of the PCBs; associated with components incorporated in internal layers of multilayer circuit boards manufactured by mounting on or connecting to patterned circuits before or during embedding
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/04—Assemblies of printed circuits
    • H05K2201/042—Stacked spaced PCBs; Planar parts of folded flexible circuits having mounted components in between or spaced from each other
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10674—Flip chip
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/0198—Manufacture or treatment batch processes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/251—Materials
    • H10W72/252—Materials comprising solid metals or solid metalloids, e.g. PbSn, Ag or Cu
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/30—Die-attach connectors
    • H10W72/351—Materials of die-attach connectors
    • H10W72/353—Materials of die-attach connectors not comprising solid metals or solid metalloids, e.g. ceramics
    • H10W72/354—Materials of die-attach connectors not comprising solid metals or solid metalloids, e.g. ceramics comprising polymers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/01—Manufacture or treatment
    • H10W74/012—Manufacture or treatment of encapsulations on active surfaces of flip-chip devices, e.g. forming underfills
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/15—Encapsulations, e.g. protective coatings characterised by their shape or disposition on active surfaces of flip-chip devices, e.g. underfills
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49126—Assembling bases

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Ceramic Engineering (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
JP2012188798A 2012-08-29 2012-08-29 電子部品内蔵基板及び電子部品内蔵基板の製造方法 Active JP6076653B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2012188798A JP6076653B2 (ja) 2012-08-29 2012-08-29 電子部品内蔵基板及び電子部品内蔵基板の製造方法
US13/968,620 US9137900B2 (en) 2012-08-29 2013-08-16 Electronic component incorporated substrate and method for manufacturing electronic component incorporated substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2012188798A JP6076653B2 (ja) 2012-08-29 2012-08-29 電子部品内蔵基板及び電子部品内蔵基板の製造方法

Publications (3)

Publication Number Publication Date
JP2014049476A JP2014049476A (ja) 2014-03-17
JP2014049476A5 JP2014049476A5 (https=) 2015-09-24
JP6076653B2 true JP6076653B2 (ja) 2017-02-08

Family

ID=50187324

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012188798A Active JP6076653B2 (ja) 2012-08-29 2012-08-29 電子部品内蔵基板及び電子部品内蔵基板の製造方法

Country Status (2)

Country Link
US (1) US9137900B2 (https=)
JP (1) JP6076653B2 (https=)

Families Citing this family (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102007780B1 (ko) * 2012-07-31 2019-10-21 삼성전자주식회사 멀티 범프 구조의 전기적 연결부를 포함하는 반도체 소자의 제조방법
TWI533421B (zh) * 2013-06-14 2016-05-11 日月光半導體製造股份有限公司 半導體封裝結構及半導體製程
KR101538543B1 (ko) * 2013-08-13 2015-07-22 앰코 테크놀로지 코리아 주식회사 반도체 디바이스 및 그 제조 방법
JP6282451B2 (ja) * 2013-12-03 2018-02-21 新光電気工業株式会社 電子装置及び電子装置の製造方法
US9721922B2 (en) * 2013-12-23 2017-08-01 STATS ChipPAC, Pte. Ltd. Semiconductor device and method of forming fine pitch RDL over semiconductor die in fan-out package
TWI556402B (zh) * 2014-01-02 2016-11-01 矽品精密工業股份有限公司 封裝堆疊結構及其製法
KR20150091932A (ko) * 2014-02-04 2015-08-12 앰코 테크놀로지 코리아 주식회사 반도체 디바이스의 제조 방법 및 이에 따른 반도체 디바이스
JP2015162660A (ja) * 2014-02-28 2015-09-07 イビデン株式会社 プリント配線板、プリント配線板の製造方法、パッケージ−オン−パッケージ
TWI541966B (zh) * 2014-03-05 2016-07-11 矽品精密工業股份有限公司 封裝堆疊結構及其製法
US10319607B2 (en) * 2014-08-22 2019-06-11 Taiwan Semiconductor Manufacturing Company, Ltd. Package-on-package structure with organic interposer
JP6444269B2 (ja) * 2015-06-19 2018-12-26 新光電気工業株式会社 電子部品装置及びその製造方法
US20170170109A1 (en) * 2015-06-25 2017-06-15 Intel Corporation Integrated circuit structures with interposers having recesses
JP6570924B2 (ja) * 2015-08-31 2019-09-04 新光電気工業株式会社 電子部品装置及びその製造方法
KR102450576B1 (ko) 2016-01-22 2022-10-07 삼성전자주식회사 전자 부품 패키지 및 그 제조방법
JP6713289B2 (ja) * 2016-01-28 2020-06-24 新光電気工業株式会社 半導体装置及び半導体装置の製造方法
KR102582421B1 (ko) * 2016-01-29 2023-09-25 삼성전자주식회사 인쇄회로기판 및 이를 구비한 전자소자 패키지
CN108475672B (zh) * 2016-01-31 2021-04-27 新电元工业株式会社 半导体模块
JP6764666B2 (ja) * 2016-03-18 2020-10-07 新光電気工業株式会社 半導体装置及び半導体装置の製造方法
US10276467B2 (en) * 2016-03-25 2019-04-30 Samsung Electro-Mechanics Co., Ltd. Fan-out semiconductor package
KR101982044B1 (ko) * 2016-08-31 2019-05-24 삼성전기주식회사 팬-아웃 반도체 패키지
KR102012443B1 (ko) * 2016-09-21 2019-08-20 삼성전자주식회사 팬-아웃 반도체 패키지
US10026681B2 (en) 2016-09-21 2018-07-17 Samsung Electro-Mechanics Co., Ltd. Fan-out semiconductor package
KR101982049B1 (ko) * 2016-11-23 2019-05-24 삼성전기주식회사 팬-아웃 반도체 패키지
US10141270B2 (en) * 2016-12-09 2018-11-27 Amkor Technology, Inc. Semiconductor device and method of manufacturing thereof
US12284299B2 (en) * 2017-03-16 2025-04-22 Motorola Mobility Llc Electronic device housing with insert molded features and methods of constructing the same
KR102008342B1 (ko) * 2017-07-18 2019-08-07 삼성전자주식회사 팬-아웃 반도체 패키지 및 패키지 기판
KR102419154B1 (ko) 2017-08-28 2022-07-11 삼성전자주식회사 반도체 패키지 및 그의 제조 방법
US10157870B1 (en) * 2017-09-26 2018-12-18 Taiwan Semiconductor Manufacturing Co., Ltd. Integrated fan-out package and method of fabricating the same
US11075137B2 (en) * 2018-05-02 2021-07-27 Semiconductor Components Industries, Llc High power module package structures
DE102019003027A1 (de) 2018-05-02 2019-11-07 Semiconductor Components Lndustries Llc Paketstrukturen für hochleistungsmodule
US11075151B2 (en) * 2018-06-29 2021-07-27 Taiwan Semiconductor Manufacturing Company, Ltd. Fan-out package with controllable standoff
JP7161904B2 (ja) * 2018-10-11 2022-10-27 新光電気工業株式会社 半導体装置の製造方法
US10757813B2 (en) * 2018-10-12 2020-08-25 Advanced Semiconductor Engineering, Inc. Embedded component package structure and manufacturing method thereof
JP7251951B2 (ja) * 2018-11-13 2023-04-04 新光電気工業株式会社 半導体装置及び半導体装置の製造方法
JP7163162B2 (ja) * 2018-12-10 2022-10-31 新光電気工業株式会社 半導体パッケージ
US11081369B2 (en) * 2019-02-25 2021-08-03 Taiwan Semiconductor Manufacturing Company, Ltd. Package structure and manufacturing method thereof
US11107791B2 (en) * 2019-03-14 2021-08-31 Advanced Semiconductor Engineering, Inc. Semiconductor package structure and method for manufacturing the same
JP7225052B2 (ja) * 2019-07-31 2023-02-20 株式会社東芝 電子部品モジュール
US11094668B2 (en) * 2019-12-12 2021-08-17 Micron Technology, Inc. Solderless interconnect for semiconductor device assembly
TWI891722B (zh) 2020-03-17 2025-08-01 新加坡商安靠科技新加坡控股私人有限公司 半導體裝置和製造半導體裝置的方法
US11715699B2 (en) * 2020-03-17 2023-08-01 Amkor Technology Singapore Holding Pte. Ltd. Semiconductor devices and methods of manufacturing semiconductor devices
TWI777467B (zh) 2020-03-30 2022-09-11 台灣積體電路製造股份有限公司 半導體裝置及其製造方法
KR102849154B1 (ko) * 2020-04-10 2025-08-21 삼성전자주식회사 반도체 패키지
TWI881025B (zh) * 2021-01-25 2025-04-21 優顯科技股份有限公司 電子裝置及其製造方法
CN118366875A (zh) * 2021-01-26 2024-07-19 长江存储科技有限责任公司 基板结构及其制造和封装方法
US11646255B2 (en) 2021-03-18 2023-05-09 Taiwan Semiconductor Manufacturing Company Limited Chip package structure including a silicon substrate interposer and methods for forming the same
CN115484735A (zh) * 2021-06-15 2022-12-16 华为技术有限公司 电子设备
KR20230094645A (ko) * 2021-12-21 2023-06-28 현대자동차주식회사 파워 모듈 및 그 제조 방법
KR102902632B1 (ko) * 2022-02-16 2025-12-22 삼성전자주식회사 고정 부재를 포함하는 반도체 패키지

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11298143A (ja) * 1998-04-10 1999-10-29 Mitsubishi Gas Chem Co Inc 多層プリント配線板の製造方法
KR100442918B1 (ko) * 2003-02-06 2004-08-02 엘지전자 주식회사 다층인쇄회로기판의 제조방법
US7378297B2 (en) * 2004-07-01 2008-05-27 Interuniversitair Microelektronica Centrum (Imec) Methods of bonding two semiconductor devices
US7989707B2 (en) 2005-12-14 2011-08-02 Shinko Electric Industries Co., Ltd. Chip embedded substrate and method of producing the same
US7847382B2 (en) * 2009-03-26 2010-12-07 Stats Chippac Ltd. Integrated circuit packaging system with package stacking and method of manufacture thereof
US7863735B1 (en) * 2009-08-07 2011-01-04 Stats Chippac Ltd. Integrated circuit packaging system with a tiered substrate package and method of manufacture thereof
JP5490525B2 (ja) * 2009-12-28 2014-05-14 日本シイエムケイ株式会社 部品内蔵型多層プリント配線板及びその製造方法
US8710668B2 (en) * 2011-06-17 2014-04-29 Stats Chippac Ltd. Integrated circuit packaging system with laser hole and method of manufacture thereof

Also Published As

Publication number Publication date
JP2014049476A (ja) 2014-03-17
US20140063768A1 (en) 2014-03-06
US9137900B2 (en) 2015-09-15

Similar Documents

Publication Publication Date Title
JP6076653B2 (ja) 電子部品内蔵基板及び電子部品内蔵基板の製造方法
JP5951414B2 (ja) 電子部品内蔵基板及び電子部品内蔵基板の製造方法
JP5147779B2 (ja) 配線基板の製造方法及び半導体パッケージの製造方法
JP6584939B2 (ja) 配線基板、半導体パッケージ、半導体装置、配線基板の製造方法及び半導体パッケージの製造方法
JP5221315B2 (ja) 配線基板及びその製造方法
JP5851211B2 (ja) 半導体パッケージ、半導体パッケージの製造方法及び半導体装置
JP5460388B2 (ja) 半導体装置及びその製造方法
JP5026400B2 (ja) 配線基板及びその製造方法
JP5210839B2 (ja) 配線基板及びその製造方法
JP5795196B2 (ja) 半導体パッケージ
JP6462480B2 (ja) 配線基板及び配線基板の製造方法
JP5249173B2 (ja) 半導体素子実装配線基板及びその製造方法
TWI413223B (zh) 嵌埋有半導體元件之封裝基板及其製法
JP5406572B2 (ja) 電子部品内蔵配線基板及びその製造方法
JP6550260B2 (ja) 配線基板及び配線基板の製造方法
JP2017163027A (ja) 配線基板、半導体装置及び配線基板の製造方法
US8176628B1 (en) Protruding post substrate package structure and method
JP2017174849A (ja) 半導体装置及び半導体装置の製造方法
JP2013021058A (ja) 半導体装置の製造方法
JP5543754B2 (ja) 半導体パッケージ及びその製造方法
JP2016178247A (ja) 配線基板、半導体装置及び配線基板の製造方法
JP6505521B2 (ja) 配線基板、半導体装置及び配線基板の製造方法
CN101241868B (zh) 内埋半导体组件的封装工艺及封装结构
JP5880036B2 (ja) 電子部品内蔵基板及びその製造方法と積層型電子部品内蔵基板
KR100855624B1 (ko) 반도체 패키지 및 그 제조방법

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150810

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20150810

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20160513

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20160524

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20161004

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20161205

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20161220

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20170111

R150 Certificate of patent or registration of utility model

Ref document number: 6076653

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150