JP5935948B2 - トレンチゲートmos型半導体装置およびその製造方法 - Google Patents
トレンチゲートmos型半導体装置およびその製造方法 Download PDFInfo
- Publication number
- JP5935948B2 JP5935948B2 JP2015530817A JP2015530817A JP5935948B2 JP 5935948 B2 JP5935948 B2 JP 5935948B2 JP 2015530817 A JP2015530817 A JP 2015530817A JP 2015530817 A JP2015530817 A JP 2015530817A JP 5935948 B2 JP5935948 B2 JP 5935948B2
- Authority
- JP
- Japan
- Prior art keywords
- electrode
- trench
- conductivity type
- polysilicon
- type semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims description 38
- 238000004519 manufacturing process Methods 0.000 title claims description 18
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 104
- 229920005591 polysilicon Polymers 0.000 claims description 104
- 239000000758 substrate Substances 0.000 claims description 33
- 239000010410 layer Substances 0.000 claims description 30
- 238000000034 method Methods 0.000 claims description 16
- 239000002344 surface layer Substances 0.000 claims description 13
- 239000011229 interlayer Substances 0.000 claims description 12
- 239000007789 gas Substances 0.000 claims description 9
- 238000005229 chemical vapour deposition Methods 0.000 claims description 6
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 claims description 4
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 claims description 4
- 239000005380 borophosphosilicate glass Substances 0.000 claims description 4
- 229910000077 silane Inorganic materials 0.000 claims description 4
- 239000012495 reaction gas Substances 0.000 claims 1
- 238000005468 ion implantation Methods 0.000 description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 7
- 238000009413 insulation Methods 0.000 description 7
- 229910052710 silicon Inorganic materials 0.000 description 7
- 239000010703 silicon Substances 0.000 description 7
- 229910052814 silicon oxide Inorganic materials 0.000 description 7
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 5
- 229910052796 boron Inorganic materials 0.000 description 5
- 238000009826 distribution Methods 0.000 description 4
- 238000005530 etching Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 239000012535 impurity Substances 0.000 description 3
- 239000005360 phosphosilicate glass Substances 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 230000012447 hatching Effects 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 229920001721 polyimide Polymers 0.000 description 2
- 230000009257 reactivity Effects 0.000 description 2
- GQPLMRYTRLFLPF-UHFFFAOYSA-N Nitrous Oxide Chemical compound [O-][N+]#N GQPLMRYTRLFLPF-UHFFFAOYSA-N 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 230000002040 relaxant effect Effects 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000004381 surface treatment Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
- H01L29/7395—Vertical transistors, e.g. vertical IGBT
- H01L29/7396—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
- H01L29/7397—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions and a gate structure lying on a slanted or vertical surface or formed in a groove, e.g. trench gate IGBT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
- H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
- H01L21/02211—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound being a silane, e.g. disilane, methylsilane or chlorosilane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28035—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0804—Emitter regions of bipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/407—Recessed field plates, e.g. trench field plates, buried field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41708—Emitter or collector electrodes for bipolar transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
- H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4916—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66234—Bipolar junction transistors [BJT]
- H01L29/66325—Bipolar junction transistors [BJT] controlled by field-effect, e.g. insulated gate bipolar transistors [IGBT]
- H01L29/66333—Vertical insulated gate bipolar transistors
- H01L29/66348—Vertical insulated gate bipolar transistors with a recessed gate
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Electrodes Of Semiconductors (AREA)
Description
13 p+型コレクタ層
14 半導体基板(ドリフト層)
15 トレンチ
16 p型フローティング領域
17 p型ベース領域
19 n+型エミッタ領域
20 ゲート絶縁膜
21 ポリシリコンゲート電極
22 ポリシリコンエミッタ電極
24 エミッタ電極
25 層間絶縁膜
30 ゲートランナー層
32 引き出しトレンチ
33 引き出しトレンチ
Claims (6)
- ドリフト層となる第1導電型半導体基板の一方の主面の表層に配置される第2導電型フローティング領域と、
前記第1導電型半導体基板の表面から所定の深さに到達する複数のトレンチと、
平行パターンに配置された複数の前記トレンチ間に挟まれる前記第1導電型半導体基板の表層に形成され、前記トレンチによって前記第2導電型フローティング領域と分離された第2導電型ベース領域と、
前記第2導電型ベース領域の表層に形成され、前記トレンチに沿って接する第1導電型エミッタ領域と、
前記第2導電型ベース領域および前記第1導電型エミッタ領域に接し、かつ層間絶縁膜を介して前記第2導電型フローティング領域を覆うエミッタ電極と、
を備え、
前記トレンチの内部には、絶縁膜で囲まれる空洞を挟んで、かつ前記トレンチの両側壁に沿って互いに離して形成された導電性ポリシリコン第1電極および導電性ポリシリコン第2電極を有し、
前記空洞の全体が前記導電性ポリシリコン第1電極と前記導電性ポリシリコン第2電極との間に挟まれており、
前記導電性ポリシリコン第1電極および前記導電性ポリシリコン第2電極は、それぞれ異なる電極に接続されていることを特徴とするトレンチゲートMOS型半導体装置。 - 前記層間絶縁膜がBPSGまたはPSGであり、前記絶縁膜がHTOまたはTEOS酸化膜であることを特徴とする請求項1記載のトレンチゲートMOS型半導体装置。
- 前記導電性ポリシリコン第1電極がゲート電極に接続され、前記導電性ポリシリコン第2電極が前記エミッタ電極に接続されることを特徴とする請求項1記載のトレンチゲートMOS型半導体装置。
- 前記第1導電型半導体基板の他方の主面には、表層に配置されるp型コレクタ層を介してコレクタ電極を備えることを特徴とする請求項1記載のトレンチゲートMOS型半導体装置。
- IGBTであることを特徴とする請求項1記載のトレンチゲートMOS型半導体装置。
- ドリフト層となる第1導電型半導体基板の一方の主面の表層に配置される第2導電型フローティング領域と、前記第1導電型半導体基板の表面から所定の深さに到達する複数のトレンチと、平行パターンに配置された複数の前記トレンチ間に挟まれる前記第1導電型半導体基板の表層に形成され、前記トレンチによって前記第2導電型フローティング領域と分離された第2導電型ベース領域と、前記第2導電型ベース領域の表層に形成され、前記トレンチに沿って接する第1導電型エミッタ領域と、前記第2導電型ベース領域および前記第1導電型エミッタ領域に接し、かつ層間絶縁膜を介して前記第2導電型フローティング領域を覆うエミッタ電極と、を備えたトレンチゲートMOS型半導体装置の製造方法であって、
前記第1導電型半導体基板の表面から所定の深さの前記トレンチを形成する第1工程と、
前記トレンチ内に、前記トレンチの一方の側壁に沿った導電性ポリシリコン第1電極と、他方の側壁に沿った導電性ポリシリコン第2電極とを形成する第2工程と、
前記導電性ポリシリコン第1電極と前記導電性ポリシリコン第2電極との間に、シランガスを含む反応ガスを用いて高温または低温CVD法により内部に空洞を含むように絶縁膜を形成する第3工程と、
を含み、
前記第3工程では、前記空洞の全体が前記導電性ポリシリコン第1電極と前記導電性ポリシリコン第2電極との間に挟まれるように、前記絶縁膜を形成することを特徴とするトレンチゲートMOS型半導体装置の製造方法。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2013162948 | 2013-08-06 | ||
JP2013162948 | 2013-08-06 | ||
PCT/JP2014/069630 WO2015019862A1 (ja) | 2013-08-06 | 2014-07-24 | トレンチゲートmos型半導体装置およびその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP5935948B2 true JP5935948B2 (ja) | 2016-06-15 |
JPWO2015019862A1 JPWO2015019862A1 (ja) | 2017-03-02 |
Family
ID=52461201
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2015530817A Active JP5935948B2 (ja) | 2013-08-06 | 2014-07-24 | トレンチゲートmos型半導体装置およびその製造方法 |
Country Status (5)
Country | Link |
---|---|
US (1) | US9461154B2 (ja) |
EP (1) | EP2955758B1 (ja) |
JP (1) | JP5935948B2 (ja) |
CN (1) | CN105027295B (ja) |
WO (1) | WO2015019862A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11251278B2 (en) | 2019-12-27 | 2022-02-15 | Kabushiki Kaisha Toshiba | Trench-gate MOS transistor and method for manufacturing |
Families Citing this family (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6420175B2 (ja) * | 2014-05-22 | 2018-11-07 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US10020362B2 (en) * | 2015-09-04 | 2018-07-10 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
CN107425056A (zh) * | 2016-05-24 | 2017-12-01 | 常州中明半导体技术有限公司 | 一种绝缘栅双极型晶体管器件 |
CN108346692B (zh) * | 2017-01-25 | 2023-11-21 | 杭州士兰集成电路有限公司 | 功率半导体器件及其制造方法 |
KR20180104236A (ko) * | 2017-03-10 | 2018-09-20 | 매그나칩 반도체 유한회사 | 전력 반도체 소자의 제조 방법 |
JP6958093B2 (ja) * | 2017-08-09 | 2021-11-02 | 富士電機株式会社 | 半導体装置 |
US10424646B2 (en) | 2017-09-26 | 2019-09-24 | Nxp Usa, Inc. | Field-effect transistor and method therefor |
US10600911B2 (en) | 2017-09-26 | 2020-03-24 | Nxp Usa, Inc. | Field-effect transistor and method therefor |
US10522677B2 (en) | 2017-09-26 | 2019-12-31 | Nxp Usa, Inc. | Field-effect transistor and method therefor |
JP7009933B2 (ja) * | 2017-11-03 | 2022-01-26 | 株式会社デンソー | 半導体装置 |
US10600879B2 (en) | 2018-03-12 | 2020-03-24 | Nxp Usa, Inc. | Transistor trench structure with field plate structures |
EP3621116B1 (en) | 2018-09-06 | 2022-11-02 | Infineon Technologies Austria AG | Semiconductor device and manufacturing method thereof |
US10833174B2 (en) | 2018-10-26 | 2020-11-10 | Nxp Usa, Inc. | Transistor devices with extended drain regions located in trench sidewalls |
US10749023B2 (en) | 2018-10-30 | 2020-08-18 | Nxp Usa, Inc. | Vertical transistor with extended drain region |
US10749028B2 (en) | 2018-11-30 | 2020-08-18 | Nxp Usa, Inc. | Transistor with gate/field plate structure |
JP7077251B2 (ja) * | 2019-02-25 | 2022-05-30 | 株式会社東芝 | 半導体装置 |
CN110504314B (zh) * | 2019-08-30 | 2023-03-03 | 电子科技大学 | 一种沟槽型绝缘栅双极晶体管及其制备方法 |
US11387348B2 (en) | 2019-11-22 | 2022-07-12 | Nxp Usa, Inc. | Transistor formed with spacer |
US11329156B2 (en) | 2019-12-16 | 2022-05-10 | Nxp Usa, Inc. | Transistor with extended drain region |
US10937899B1 (en) * | 2020-02-07 | 2021-03-02 | Renesas Electronics Corporation | Semiconductor device |
CN113497121B (zh) * | 2020-03-18 | 2024-04-16 | 芯恩(青岛)集成电路有限公司 | 分离栅沟槽结构功率器件的形成方法 |
US11075110B1 (en) | 2020-03-31 | 2021-07-27 | Nxp Usa, Inc. | Transistor trench with field plate structure |
US11217675B2 (en) | 2020-03-31 | 2022-01-04 | Nxp Usa, Inc. | Trench with different transverse cross-sectional widths |
DE102020119738B4 (de) | 2020-07-27 | 2022-02-03 | Infineon Technologies Dresden GmbH & Co. KG | Verfahren zur Herstellung eines Halbleiterbauelements und Halbleiterbauelement mit tiefen Gräben |
JP7474214B2 (ja) | 2021-03-17 | 2024-04-24 | 株式会社東芝 | 半導体装置 |
JP7471250B2 (ja) | 2021-03-19 | 2024-04-19 | 株式会社東芝 | 半導体装置 |
CN112802841B (zh) * | 2021-04-08 | 2021-07-09 | 成都蓉矽半导体有限公司 | 一种具有密勒钳位功能的功率mosfet |
WO2022249753A1 (ja) * | 2021-05-24 | 2022-12-01 | 富士電機株式会社 | 半導体装置 |
CN116153989A (zh) * | 2021-11-23 | 2023-05-23 | 无锡华润华晶微电子有限公司 | Iegt结构及其制作方法 |
CN114093934B (zh) * | 2022-01-20 | 2022-05-20 | 深圳市威兆半导体有限公司 | 一种igbt器件及其制造方法 |
CN115775823B (zh) * | 2022-11-29 | 2023-07-21 | 上海功成半导体科技有限公司 | 屏蔽栅功率器件及其制备方法 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030160270A1 (en) * | 2002-01-28 | 2003-08-28 | Frank Pfirsch | Power semiconductor component, IGBT, IEGT, field-effect transistor, and method for fabricating the semiconductor component |
JP2005243932A (ja) * | 2004-02-26 | 2005-09-08 | Toshiba Corp | 半導体装置およびその製造方法 |
JP2007180310A (ja) * | 2005-12-28 | 2007-07-12 | Toshiba Corp | 半導体装置 |
US20090294843A1 (en) * | 2008-05-30 | 2009-12-03 | Freescale Semiconductor, Inc. | Enclosed void cavity for low dielectric constant insulator |
JP2010171074A (ja) * | 2009-01-20 | 2010-08-05 | Renesas Technology Corp | 半導体装置 |
JP5059989B1 (ja) * | 2011-06-28 | 2012-10-31 | パナソニック株式会社 | 半導体装置とその製造方法 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1469524A3 (en) | 1991-08-08 | 2005-07-06 | Kabushiki Kaisha Toshiba | Insulated trench gate bipolar transistor |
JP4581179B2 (ja) | 2000-04-26 | 2010-11-17 | 富士電機システムズ株式会社 | 絶縁ゲート型半導体装置 |
JP2007035841A (ja) * | 2005-07-26 | 2007-02-08 | Toshiba Corp | 半導体装置 |
US7919388B2 (en) * | 2008-05-30 | 2011-04-05 | Freescale Semiconductor, Inc. | Methods for fabricating semiconductor devices having reduced gate-drain capacitance |
US8319278B1 (en) * | 2009-03-31 | 2012-11-27 | Maxpower Semiconductor, Inc. | Power device structures and methods using empty space zones |
EP2546882B1 (en) * | 2010-03-09 | 2018-04-18 | Fuji Electric Co., Ltd. | Semiconductor device |
CN102959711B (zh) | 2011-06-28 | 2014-06-18 | 松下电器产业株式会社 | 半导体装置及其制造方法 |
US8907408B2 (en) * | 2012-03-26 | 2014-12-09 | Infineon Technologies Austria Ag | Stress-reduced field-effect semiconductor device and method for forming therefor |
-
2014
- 2014-07-24 WO PCT/JP2014/069630 patent/WO2015019862A1/ja active Application Filing
- 2014-07-24 JP JP2015530817A patent/JP5935948B2/ja active Active
- 2014-07-24 EP EP14833749.6A patent/EP2955758B1/en not_active Not-in-force
- 2014-07-24 CN CN201480013055.4A patent/CN105027295B/zh active Active
-
2015
- 2015-09-08 US US14/848,201 patent/US9461154B2/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030160270A1 (en) * | 2002-01-28 | 2003-08-28 | Frank Pfirsch | Power semiconductor component, IGBT, IEGT, field-effect transistor, and method for fabricating the semiconductor component |
JP2005243932A (ja) * | 2004-02-26 | 2005-09-08 | Toshiba Corp | 半導体装置およびその製造方法 |
JP2007180310A (ja) * | 2005-12-28 | 2007-07-12 | Toshiba Corp | 半導体装置 |
US20090294843A1 (en) * | 2008-05-30 | 2009-12-03 | Freescale Semiconductor, Inc. | Enclosed void cavity for low dielectric constant insulator |
JP2010171074A (ja) * | 2009-01-20 | 2010-08-05 | Renesas Technology Corp | 半導体装置 |
JP5059989B1 (ja) * | 2011-06-28 | 2012-10-31 | パナソニック株式会社 | 半導体装置とその製造方法 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11251278B2 (en) | 2019-12-27 | 2022-02-15 | Kabushiki Kaisha Toshiba | Trench-gate MOS transistor and method for manufacturing |
US11996458B2 (en) | 2019-12-27 | 2024-05-28 | Kabushiki Kaisha Toshiba | Trench-gate MOS transistor and method for manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
CN105027295B (zh) | 2018-02-06 |
JPWO2015019862A1 (ja) | 2017-03-02 |
US20150380538A1 (en) | 2015-12-31 |
US9461154B2 (en) | 2016-10-04 |
EP2955758A1 (en) | 2015-12-16 |
CN105027295A (zh) | 2015-11-04 |
EP2955758A4 (en) | 2016-10-19 |
EP2955758B1 (en) | 2018-03-07 |
WO2015019862A1 (ja) | 2015-02-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5935948B2 (ja) | トレンチゲートmos型半導体装置およびその製造方法 | |
US20230197712A1 (en) | Semiconductor device | |
US10062774B2 (en) | Trench-type insulated gate semiconductor device including an emitter trench and an overlapped floating region | |
JP5867617B2 (ja) | 半導体装置 | |
US10020391B2 (en) | Semiconductor device and manufacturing method of the same | |
KR100909061B1 (ko) | 전력용 반도체장치 | |
KR100661109B1 (ko) | 종형 반도체장치 및 그 제조방법 | |
JP5720805B2 (ja) | 絶縁ゲート型半導体装置およびその製造方法 | |
JP6561611B2 (ja) | 半導体装置 | |
US20160380072A1 (en) | Insulated gate bipolar transistor and manufacturing method therefor | |
JP2008103683A (ja) | 省スペース型のエッジ構造を有する半導体素子 | |
US9000516B2 (en) | Super-junction device and method of forming the same | |
JP2013058575A (ja) | 半導体装置及びその製造方法 | |
JP2013182935A (ja) | 半導体装置およびその製造方法 | |
JP6980692B2 (ja) | 絶縁ゲートパワー半導体デバイスおよびその製造方法 | |
JP2018503268A (ja) | 絶縁ゲートパワー半導体デバイスおよびそのデバイスの製造方法 | |
JP6256613B2 (ja) | 半導体装置および半導体装置の製造方法 | |
US11233141B2 (en) | Self-aligned and robust IGBT devices | |
TWI473270B (zh) | 半導體元件及其製造方法 | |
JP2015188104A (ja) | トレンチゲート型電力半導体素子 | |
JP5461599B2 (ja) | 電力用半導体装置 | |
KR100742779B1 (ko) | 다중 트렌치를 적용한 절연 게이트 바이폴라 트랜지스터 및그 제조 방법 | |
US20140159105A1 (en) | Power semiconductor device | |
JP2013251464A (ja) | 半導体装置 | |
JP2009038136A (ja) | 半導体装置およびその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20160412 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20160425 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5935948 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |