JP5400328B2 - 駆動ｉｃ基板に放熱層をビルトインする方法及び構造 - Google Patents

駆動ｉｃ基板に放熱層をビルトインする方法及び構造 Download PDF

Info

Publication number
JP5400328B2
JP5400328B2 JP2008209071A JP2008209071A JP5400328B2 JP 5400328 B2 JP5400328 B2 JP 5400328B2 JP 2008209071 A JP2008209071 A JP 2008209071A JP 2008209071 A JP2008209071 A JP 2008209071A JP 5400328 B2 JP5400328 B2 JP 5400328B2
Authority
JP
Japan
Prior art keywords
layer
acl
heat dissipation
conductive layer
polyimide
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2008209071A
Other languages
English (en)
Other versions
JP2009212488A (ja
Inventor
家輝 伍
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Himax Technologies Ltd
Original Assignee
Himax Technologies Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Himax Technologies Ltd filed Critical Himax Technologies Ltd
Publication of JP2009212488A publication Critical patent/JP2009212488A/ja
Application granted granted Critical
Publication of JP5400328B2 publication Critical patent/JP5400328B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1345—Conductors connecting electrodes to cell terminals
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/4985—Flexible insulating substrates
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203—Cooling of mounted components
    • H05K1/0209—External configuration of printed circuit board adapted for heat dissipation, e.g. lay-out of conductors, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/09—Use of materials for the conductive, e.g. metallic pattern
    • H05K1/092—Dispersed materials, e.g. conductive pastes or inks
    • H05K1/095—Dispersed materials, e.g. conductive pastes or inks for polymer thick films, i.e. having a permanent organic polymeric binder
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/189—Printed circuits structurally associated with non-printed electric components characterised by the use of a flexible or folded printed circuit
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/0929—Conductive planes
    • H05K2201/09318—Core having one signal plane and one power plane
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10674—Flip chip
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/10—Using electric, magnetic and electromagnetic fields; Using laser light
    • H05K2203/104—Using magnetic force, e.g. to align particles or for a temporary connection during processing
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y10T29/49146—Assembling to base an electrical component, e.g., capacitor, etc. with encapsulating, e.g., potting, etc.
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49169—Assembling electrical component directly to terminal or elongated conductor

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Nonlinear Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Optics & Photonics (AREA)
  • Mathematical Physics (AREA)
  • Wire Bonding (AREA)
  • Structure Of Printed Boards (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Description

本発明はチップ・オン・フィルム（ＣＯＦ）に関し、特に駆動ＩＣ基板に放熱層をビルトインする方法及び構造に関する。
近年、液晶（ＬＣＤ）スクリーンは携帯電話、ＰＤＡ、ノートブックパソコンなど各種の電子製品に広範囲に利用されている。表示スクリーンの大型化に伴って、軽量・薄型の液晶表示装置はＣＲＴ（陰極線管）など従来の表示装置に取って代わり、表示分野でますます重要な役割を果たすようになる。
液晶の大型化につれ、駆動ＩＣのチャネル数と動作周波数は実質的に増加する。しかし、駆動ＩＣと動作周波数の増加に伴って、駆動ＩＣの過熱により装置の性能と寿命は減少する。したがって、液晶表示装置でＩＣの放熱を改善し、ＩＣの過熱を低減させる方法と装置が望まれている。
本発明の目的のひとつは、前記問題を解決するために、駆動ＩＣ基板に放熱層をビルトインする方法及び構造を提供して放熱を改善することにある。
本発明のこれらの及び他の目的は種々の図面中に示された以下の好ましい実施例の詳細な記述を理解した後当業者にとって疑いなく明らかとなる。
本発明の一実施例では、ＣＯＦ（チップ・オン・フィルム）構造を開示する。ＣＯＦ構造はフレキシブル回路基板とチップとを含む。フレキシブル回路基板は、ポリイミド層と異方性伝熱層（ＡＣＬ）を備えるフレキシブルベース膜と伝導層とを含む。伝導層はフレキシブルベース膜の上に配置される。伝導層とＡＣＬは前記ポリイミド層により分離される。チップはインターコネクタを介して伝導層に実装される。
かかる装置の特徴を詳述するために、具体的な実施例を挙げ、図を参照して以下に説明する。
図１を参照する。図１、は本発明の一実施例に従ったチップ・オン・フィルム（ＣＯＦ）構造１００を示す断面図である。図１に示すように、ＣＯＦ構造１００は、チップ１１０及びフレキシブル回路基板１２０（即ち基板）を含む。フレキシブル回路基板１２０は、伝導層１３０及びフレキシブルベース膜１４０を備える。フレキシブルベース膜１４０は、ポリイミド層１４２及び異方性伝導膜（ＡＣＬ）１４４を備える。伝導層１３０は、ポリイミド層１４２の上に形成されており、伝導層１３０及びＡＣＬ１４４はポリイミド層１４２により分離されている。チップ１１０はそのインターコネクタ１１１及び伝導層１３０とのボンディングにより、フレキシブル回路基板１２０に実装されている。ＣＯＦ構造１００の詳しい説明は以下のとおりである。本説明は理解の明瞭さのみを目的とし、本発明を限定するものとして捉えるべきではない。
このＣＯＦ構造１００では、ＡＣＬ１４４はポリイミド（ＰＩ）及び異方性伝熱粒子で製作され、ポリイミド層１４２とＡＣＬ１４４との間の表面に実質的に垂直な方向に伝導性にする。例えば、ＡＣＬ１４４は図１に示す方向Ｚに伝導性にする。
図２を参照する。図２は本発明の実施例１に従った駆動ＩＣに放熱層をビルトインする方法を示すフローチャートである。本方法はいわゆるＣＯＦの銅めっき型に統合することができる。同方法の段階については以下に説明する。
ステップＳ２００：ポリイミド層を設ける。
ステップＳ２１０：異方性伝熱粒子をポリイミド層の表面に積層して熱圧プロセスでＡＣＬを形成し、ＡＣＬをポリイミド層とＡＣＬとの間の表面に実質的に垂直な方向に伝導性にするようにさせる。
ステップＳ２２０：ポリイミド層の反対面に伝導層を形成する。
ステップＳ２３０：伝導層の上にパターンを形成し、インターコネクタを介してチップを伝導層に実装する。
図３を参照する。図３は本発明の実施例２に従った駆動ＩＣに放熱層をビルトインする方法を示すフローチャートである。本方法はいわゆるＣＯＦのＰＩキャスティング型に統合することができる。同方法の段階については以下に説明する。
ステップＳ３００：伝導層を設ける。
ステップＳ３１０：伝導層の上にコーティングプロセスでポリイミド層を形成する。
ステップＳ３２０：ポリイミド層の表面上に異方性伝熱粒子を混合し、硬化プロセスで元フレキシブルベース膜を形成する。
ステップＳ３３０：元フレキシブルベース膜に磁場を加えてＡＣＬを形成する。
ステップＳ３４０：伝導層の上にパターンを形成し、インターコネクタを介してチップを伝導層に実装する。
本発明による駆動ＩＣ基板に放熱層をビルトインする方法は、当業者が図２と図３に示すフローチャートを参照すれば理解できるので、簡潔にするためここで詳しい説明を省略する。また、注意すべきは、実質的に同じ結果が得られる限り、図２と図３の段階は必ずしも図示の順序で実行する必要はない。
本発明の実施例に従ったＣＯＦ構造１００では、フレキシブルベース膜１４０はポリイミド層１４２だけでなく、ＡＣＬ１４４も含む。ＡＣＬ１４４は熱を伝導する良好な能力を持つのでチップ１１０の発熱を放散し、放熱を改善することができる。また、本発明の実施例に従ったＣＯＦ構造の製作方法はＣＯＦメーカーにとってフレキシブルベース膜の原材料を置き換えるだけからなるので、効率的な生産方法である。なお、ＡＣＬ（放熱層）の厚さは機械的信頼性試験の制限と関連の放熱要求に応じて制御することができる。
以上は本発明に好ましい実施例であって、本発明の実施の範囲を限定するものではない。よって、当業者のなし得る修正、もしくは変更であって、本発明の精神の下においてなされ、本発明に対して均等の効果を有するものは、いずれも本発明の特許請求の範囲に属するものとする。
本発明の一実施例によるＣＯＦ構造の断面図である。 本発明の実施例１による駆動ＩＣ基板に放熱層をビルトインする方法のフローチャートである。 本発明の実施例２による駆動ＩＣ基板に放熱層をビルトインする方法のフローチャートである。

Claims (2)

  1. 駆動ＩＣ基板に放熱層をビルトインする方法であって：
    フレキシブルベース膜と伝導層を含むフレキシブル回路基板を設ける段階と、
    インターコネクタチップを介してチップを前記伝導層に実装する段階と、を含み、
    前記フレキシブルベース膜はポリイミド層と異方性伝熱層（ＡＣＬ）を備え、
    前記伝導層と前記ＡＣＬは前記ポリイミド層により分離され、
    前記フレキシブル回路基板を設ける段階は：
    前記ポリイミド層を設ける段階；
    異方性伝熱粒子を前記ポリイミド層の表面に積層して熱圧プロセスで前記ＡＣＬを形成し、前記ＡＣＬを前記ポリイミド層と前記ＡＣＬとの間の表面と実質的に垂直な方向に沿って伝導性にする段階；及び
    前記ポリイミド層の他面に前記伝導層を形成する段階を含む、方法。
  2. 前記ＡＣＬはポリイミド（ＰＩ）と前記異方性伝熱粒子からなる、請求項１に記載の方法。
JP2008209071A 2008-03-03 2008-08-14 駆動ｉｃ基板に放熱層をビルトインする方法及び構造 Active JP5400328B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US3302108P 2008-03-03 2008-03-03
US61/033,021 2008-03-03

Publications (2)

Publication Number Publication Date
JP2009212488A JP2009212488A (ja) 2009-09-17
JP5400328B2 true JP5400328B2 (ja) 2014-01-29

Family

ID=41012296

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008209071A Active JP5400328B2 (ja) 2008-03-03 2008-08-14 駆動ｉｃ基板に放熱層をビルトインする方法及び構造

Country Status (5)

Country Link
US (1) US8017873B2 (ja)
JP (1) JP5400328B2 (ja)
KR (1) KR101020731B1 (ja)
CN (1) CN101527294B (ja)
TW (1) TWI394243B (ja)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110279980A1 (en) * 2010-05-11 2011-11-17 Silicon Integrated Systems Corp. Heat dissipation structure for liquid crystal television
US9978663B2 (en) 2015-12-09 2018-05-22 Samsung Display Co., Ltd. Integrated circuit assembly with heat spreader and method of making the same
CN105636340B (zh) * 2016-01-04 2018-09-21 京东方科技集团股份有限公司 一种柔性电路板及显示装置
CN113421831B (zh) * 2021-06-25 2022-11-08 山东汉旗科技有限公司 驱动集成电路基板的散热层的制造方法与系统

Family Cites Families (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0289026B1 (en) * 1987-05-01 1994-12-28 Canon Kabushiki Kaisha External circuit connecting method and packaging structure
JP3419550B2 (ja) 1994-06-22 2003-06-23 日立化成工業株式会社 Ｉｃ実装回路の製造法
JP3186925B2 (ja) * 1994-08-04 2001-07-11 シャープ株式会社 パネルの実装構造並びに集積回路搭載テープおよびその製造方法
JP3648741B2 (ja) * 1994-09-16 2005-05-18 セイコーエプソン株式会社 液晶表示装置，その実装構造，及び電子機器
US5627405A (en) * 1995-07-17 1997-05-06 National Semiconductor Corporation Integrated circuit assembly incorporating an anisotropic elecctrically conductive layer
US6738123B1 (en) * 1996-03-15 2004-05-18 Canon Kabushiki Kaisha Drive circuit connection structure including a substrate, circuit board, and semiconductor device, and display apparatus including the connection structure
WO1998007216A1 (fr) * 1996-08-08 1998-02-19 Nitto Denko Corporation Film conducteur anisotrope et procede de fabrication
JP3284262B2 (ja) * 1996-09-05 2002-05-20 セイコーエプソン株式会社 液晶表示装置及びそれを用いた電子機器
JP3565090B2 (ja) * 1998-07-06 2004-09-15 セイコーエプソン株式会社 半導体装置の製造方法
US6426566B1 (en) * 1998-12-02 2002-07-30 Seiko Epson Corporation Anisotropic conductor film, semiconductor chip, and method of packaging
JP2000294894A (ja) * 1998-12-21 2000-10-20 Seiko Epson Corp 回路基板およびその製造方法ならびに回路基板を用いた表示装置および電子機器
KR100502222B1 (ko) * 1999-01-29 2005-07-18 마츠시타 덴끼 산교 가부시키가이샤 전자부품의 실장방법 및 그 장치
JP2000331538A (ja) * 1999-05-17 2000-11-30 Nitto Denko Corp 異方導電性フィルムおよびその製造方法
JP3491595B2 (ja) * 2000-02-25 2004-01-26 ソニーケミカル株式会社 異方導電性接着フィルム
JP2001257239A (ja) * 2000-03-13 2001-09-21 Matsushita Electric Ind Co Ltd 半導体装置の製造方法
US6677664B2 (en) * 2000-04-25 2004-01-13 Fujitsu Hitachi Plasma Display Limited Display driver integrated circuit and flexible wiring board using a flat panel display metal chassis
JP2001316502A (ja) * 2000-04-28 2001-11-16 Jsr Corp 伝熱性シートおよびそれを用いた加熱構造、放熱構造、電気的検査方法および装置。
JP2002083845A (ja) * 2000-07-05 2002-03-22 Sharp Corp フレキシブル配線基板、ｉｃチップ実装フレキシブル配線基板およびこれを用いた表示装置並びにｉｃチップ実装構造、ｉｃチップ実装フレキシブル配線基板のボンディング方法
JP2002075064A (ja) * 2000-08-23 2002-03-15 Tdk Corp 異方導電性フィルム及びその製造方法並びに異方導電性フィルムを用いた表示装置
JP3679989B2 (ja) * 2000-10-19 2005-08-03 株式会社アドバンスト・ディスプレイ チップキャリアフィルムおよびその製造方法ならびにこのチップキャリアフィルムを使用した液晶表示装置
JP4522604B2 (ja) * 2001-03-19 2010-08-11 日東電工株式会社 異方導電性フィルム
JP2003133677A (ja) * 2001-10-29 2003-05-09 Advanced Display Inc フレキシブル回路基板の圧着構造
JP3871634B2 (ja) * 2002-10-04 2007-01-24 シャープ株式会社 Ｃｏｆ半導体装置の製造方法
JP2004145129A (ja) * 2002-10-25 2004-05-20 Advanced Display Inc 表示装置およびその製造方法ならびに表示装置の製造装置
KR100705868B1 (ko) * 2003-05-06 2007-04-10 후지 덴키 디바이스 테크놀로지 가부시키가이샤 반도체 장치 및 그 제조 방법
JP2005019393A (ja) * 2003-06-05 2005-01-20 Sharp Corp 異方性導電物、表示装置、表示装置の製造方法および導電部材
KR100541649B1 (ko) * 2003-09-03 2006-01-11 삼성전자주식회사 테이프 배선 기판과 그를 이용한 반도체 칩 패키지
JP4196377B2 (ja) * 2003-09-09 2008-12-17 ソニーケミカル＆インフォメーションデバイス株式会社 電子部品の実装方法
KR100581221B1 (ko) 2004-06-30 2006-05-22 삼성전자주식회사 테이프 배선 기판 제조 방법
US7515240B2 (en) * 2004-10-05 2009-04-07 Au Optronics Corporation Flat display panel and assembly process or driver components in flat display panel
KR100652519B1 (ko) 2005-07-18 2006-12-01 삼성전자주식회사 듀얼 금속층을 갖는 테이프 배선기판 및 그를 이용한 칩 온필름 패키지
KR100746334B1 (ko) 2005-08-29 2007-08-03 한국과학기술원 열 및 기계적 특성이 개선된 플립칩 접속용 필름
JP5489394B2 (ja) * 2006-07-20 2014-05-14 三星電子株式会社 Ｃｏｆ型半導体パッケージ
KR101263802B1 (ko) 2006-08-25 2013-05-13 엘지이노텍 주식회사 방열성이 우수한 연성 회로 기판 및 이를 포함하는 칩 온필름

Also Published As

Publication number Publication date
KR101020731B1 (ko) 2011-03-09
US20090218116A1 (en) 2009-09-03
KR20090094732A (ko) 2009-09-08
CN101527294B (zh) 2011-11-09
US8017873B2 (en) 2011-09-13
CN101527294A (zh) 2009-09-09
TW200939422A (en) 2009-09-16
JP2009212488A (ja) 2009-09-17
TWI394243B (zh) 2013-04-21

Similar Documents

Publication Publication Date Title
CN107039377B (zh) 一种显示面板、其制作方法及显示装置
US7903067B2 (en) Driver chip and display apparatus having the same
KR101975730B1 (ko) 이방성 도전 필름, 이방성 도전 필름의 제조 방법, 접속체의 제조 방법 및 접속 방법
CN109844944B (zh) 改善视觉外观性及加工性的层压石墨的膜上芯片型半导体封装
JP5400328B2 (ja) 駆動ｉｃ基板に放熱層をビルトインする方法及び構造
US20090020316A1 (en) Method of manufacturing chip on film and structure thereof
US8288662B2 (en) Circuit structure
TW201233276A (en) Method of manufacturing electronic component embedded rigid-flexible printed circuit board
WO2021042573A1 (zh) 柔性发光面板、柔性发光面板的制备方法及显示设备
JP5433923B2 (ja) スティフナ付き基板およびその製造方法
JP2013201352A (ja) 接続体の製造方法、接続方法
US20160262264A1 (en) Connection substrate and display device having the same
TW201406219A (zh) 柔性電路板及其製作方法
CN108174522B (zh) 一种嵌埋线路柔性电路板及其制备方法
TWI288267B (en) Liquid crystal display panel and method of fabricating the circuit substrate of the liquid crystal display panel
JP6291165B2 (ja) 接続体の製造方法、及び電子部品の接続方法
JP3791431B2 (ja) 実装構造体の製造装置
TWI807407B (zh) 柔性電路板及其製作方法
JP3823845B2 (ja) 実装構造体
KR102609472B1 (ko) 표시 장치 및 이의 제조 방법
KR100696214B1 (ko) 아우터 리드 본딩 및 테이프 오토메이티드 본딩 공정용 원레이어 복합 시트
Lai et al. 4.2: Study of ACF bonding technology in flexible display module packages
CN102073154A (zh) 驱动晶片及玻璃的结合构造与结合方法
JP2005121757A (ja) 基板接続構造、電子部品、液晶表示装置および電子部品の製造方法
CN201629906U (zh) 一种挠性印制电路板

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110414

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110426

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110720

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110913

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111202

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120807

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120911

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20130528

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130709

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20130828

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20131015

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20131025

R150 Certificate of patent or registration of utility model

Ref document number: 5400328

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250