JP4818888B2 - 抵抗素子を内蔵するプリント配線板の製造法 - Google Patents
抵抗素子を内蔵するプリント配線板の製造法 Download PDFInfo
- Publication number
- JP4818888B2 JP4818888B2 JP2006312959A JP2006312959A JP4818888B2 JP 4818888 B2 JP4818888 B2 JP 4818888B2 JP 2006312959 A JP2006312959 A JP 2006312959A JP 2006312959 A JP2006312959 A JP 2006312959A JP 4818888 B2 JP4818888 B2 JP 4818888B2
- Authority
- JP
- Japan
- Prior art keywords
- carbon paste
- hole
- printed wiring
- wiring board
- manufacturing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
- H05K1/167—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor incorporating printed resistors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/032—Materials
- H05K2201/0323—Carbon
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0335—Layered conductors or foils
- H05K2201/0347—Overplating, e.g. for reinforcing conductors or bumps; Plating over filled vias
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0388—Other aspects of conductors
- H05K2201/0394—Conductor crossing over a hole in the substrate or a gap between two separate substrate parts
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/0969—Apertured conductors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/10—Using electric, magnetic and electromagnetic fields; Using laser light
- H05K2203/107—Using laser light
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/17—Post-manufacturing processes
- H05K2203/171—Tuning, e.g. by trimming of printed components or high frequency circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/24—Reinforcing the conductive pattern
- H05K3/243—Reinforcing the conductive pattern characterised by selective plating, e.g. for finish plating of pads
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
- H05K3/4053—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
- H05K3/4069—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in organic insulating substrates
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49082—Resistor making
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49082—Resistor making
- Y10T29/49099—Coating resistive material on a base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49126—Assembling bases
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Parts Printed On Printed Circuit Boards (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Manufacturing Of Printed Wiring (AREA)
- Apparatuses And Processes For Manufacturing Resistors (AREA)
Description
カーボンペーストを用いた抵抗素子を内蔵するプリント配線板の製造方法において、
両面銅張り積層板に、貫通孔を形成する工程と、
前記貫通孔に貴金属めっきを施す工程と、
前記貫通孔にカーボンペーストを充填する工程と、
前記貫通孔に充填した前記カーボンペーストの上に貴金属めっき、導電化処理およびめっき処理を施して導電層を形成する工程と、
前記カーボンペーストを充填した前記貫通孔の端部上の前記導電層に、開口を形成する工程と、
前記開口を介してトリミングし、前記カーボンペーストにより形成される抵抗の抵抗値を調整する工程と
を含むことを特徴とする抵抗素子を内蔵するプリント配線板の製造方法、
である。また、第2の発明は、
カーボンペーストを用いた抵抗素子を内蔵するプリント配線板の製造方法において、
両面銅張り積層板に、有底孔を形成する工程と、
前記有底孔に貴金属めっきを施す工程と、
前記有底孔にカーボンペーストを充填する工程と、
前記有底孔に充填した前記カーボンペーストの上に貴金属めっき、導電化処理およびめっき処理を施して導電層を形成する工程と、
前記有底孔の端部上の前記導電層に、開口を形成する工程と、
前記開口を介してトリミングし、前記カーボンペーストにより形成される抵抗の抵抗値を調整する工程と
を含むことを特徴とする抵抗素子を内蔵するプリント配線板の製造方法、
である。
図1A、図1Bは、本発明の第1の実施例を示す断面工程図であって、先ず、図1A(1)に示すように、ポリイミド等の絶縁ベース材1の両面に銅箔等の第1の導体層2、第2の導体層3を有する、所謂、両面銅張積層板4を用意し、所要位置にドリル加工もしくはレーザ加工を用いて貫通孔5,6を形成する。
図2は、本発明の第2の実施例を示す断面図である。この第2の実施例は、第1の実施例における貫通孔5,6(図1A)に代えて、有底孔5A,6Aを用いたプリント配線板に本発明を適用した例である。
図3は、本発明の第3の実施例を示す断面図である。この第3の実施例も、第1の実施例における貫通孔5,6(図1A)に代えて、有底孔5A,6Aを用いたプリント配線板に本発明を適用した例である。
2 第1の導体層
3 第2の導体層
4 両面銅張積層板
5,6 貫通孔
7 ドライフィルム
8 開口
9 無電解銀めっき
10 カーボンペースト
11 ドライフィルム
12,13 開口
14 銀めっき
15 めっき皮膜
16,17 回路パターン
18 開口
19 トリミング孔
20 小径貫通孔
21 絶縁ベース材
22 第1の導体層
23 第2の導体層
24 両面銅張積層板
25,26 貫通孔
27 カーボンペースト
28 めっき皮膜
29,30 回路パターン
31 従来工法によるカーボンペーストを用いた抵抗素子を形成したプリント配線板
Claims (3)
- カーボンペーストを用いた抵抗素子を内蔵するプリント配線板の製造方法において、
両面銅張り積層板に、貫通孔を形成する工程と、
前記貫通孔に貴金属めっきを施す工程と、
前記貫通孔にカーボンペーストを充填する工程と、
前記貫通孔に充填した前記カーボンペーストの上に貴金属めっき、導電化処理およびめっき処理を施して導電層を形成する工程と、
前記カーボンペーストを充填した前記貫通孔の端部上の前記導電層に、開口を形成する工程と、
前記開口を介してトリミングし、前記カーボンペーストにより形成される抵抗の抵抗値を調整する工程と
を含むことを特徴とする抵抗素子を内蔵するプリント配線板の製造方法。 - カーボンペーストを用いた抵抗素子を内蔵するプリント配線板の製造方法において、
両面銅張り積層板に、有底孔を形成する工程と、
前記有底孔に貴金属めっきを施す工程と、
前記有底孔にカーボンペーストを充填する工程と、
前記有底孔に充填した前記カーボンペーストの上に貴金属めっき、導電化処理およびめっき処理を施して導電層を形成する工程と、
前記有底孔の端部上の前記導電層に、開口を形成する工程と、
前記開口を介してトリミングし、前記カーボンペーストにより形成される抵抗の抵抗値を調整する工程と
を含むことを特徴とする抵抗素子を内蔵するプリント配線板の製造方法。 - 請求項2に記載の抵抗素子を内蔵するプリント配線板の製造方法において、
前記有底孔のビア底に、小径の貫通孔を形成したプリント配線板の製造方法。
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006312959A JP4818888B2 (ja) | 2006-11-20 | 2006-11-20 | 抵抗素子を内蔵するプリント配線板の製造法 |
US11/979,890 US7765680B2 (en) | 2006-11-20 | 2007-11-09 | Method of producing printed circuit board incorporating resistance element |
TW096143210A TW200836602A (en) | 2006-11-20 | 2007-11-15 | Method of producing printed circuit board incorporating resistance element |
CN200710159652XA CN101188905B (zh) | 2006-11-20 | 2007-11-20 | 内藏电阻元件的印刷电路布线板的制造方法 |
US12/791,701 US8484832B2 (en) | 2006-11-20 | 2010-06-01 | Method of producing printed circuit board incorporating resistance element |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006312959A JP4818888B2 (ja) | 2006-11-20 | 2006-11-20 | 抵抗素子を内蔵するプリント配線板の製造法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2008130748A JP2008130748A (ja) | 2008-06-05 |
JP4818888B2 true JP4818888B2 (ja) | 2011-11-16 |
Family
ID=39415753
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2006312959A Expired - Fee Related JP4818888B2 (ja) | 2006-11-20 | 2006-11-20 | 抵抗素子を内蔵するプリント配線板の製造法 |
Country Status (4)
Country | Link |
---|---|
US (2) | US7765680B2 (ja) |
JP (1) | JP4818888B2 (ja) |
CN (1) | CN101188905B (ja) |
TW (1) | TW200836602A (ja) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102647853A (zh) * | 2011-02-18 | 2012-08-22 | 昆山华扬电子有限公司 | 高精度贯孔电阻印制板及其制作方法 |
KR101923509B1 (ko) | 2012-01-11 | 2018-11-29 | 삼성전자 주식회사 | 반도체 장치의 재가공 방법 |
CN108684155B (zh) * | 2015-04-27 | 2020-12-15 | 博敏电子股份有限公司 | 印制电路板中埋入电阻的方法 |
US10083781B2 (en) | 2015-10-30 | 2018-09-25 | Vishay Dale Electronics, Llc | Surface mount resistors and methods of manufacturing same |
US10438729B2 (en) | 2017-11-10 | 2019-10-08 | Vishay Dale Electronics, Llc | Resistor with upper surface heat dissipation |
CN108040424A (zh) * | 2017-12-01 | 2018-05-15 | 绵阳市奇帆科技有限公司 | 用于led线路板的导电铜浆 |
CN110312364A (zh) * | 2019-07-03 | 2019-10-08 | 安捷利电子科技(苏州)有限公司 | 一种埋阻工艺以及采用该工艺制作的埋阻pcb板 |
CN112954902B (zh) * | 2021-02-26 | 2022-09-16 | 胜华电子(惠阳)有限公司 | 一种线路板铜浆塞孔方法 |
CN113115522B (zh) * | 2021-03-29 | 2022-03-15 | 景旺电子科技(龙川)有限公司 | 金属基线路板及其塞孔方法 |
CN113702446B (zh) * | 2021-09-03 | 2023-11-03 | 松山湖材料实验室 | 一种陶瓷基板通孔微电阻测试方法 |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02154496A (ja) * | 1988-12-06 | 1990-06-13 | Hitachi Chem Co Ltd | 配線板の製造法 |
JPH02265297A (ja) * | 1989-04-05 | 1990-10-30 | Matsushita Electric Ind Co Ltd | 厚膜多層基板の製造方法 |
JPH0373503A (ja) * | 1989-08-14 | 1991-03-28 | Mitsui Mining & Smelting Co Ltd | 回路形成方法 |
JP2547650B2 (ja) | 1990-04-05 | 1996-10-23 | 三菱マテリアル 株式会社 | 抵抗体を内層した多層基板 |
JPH04328895A (ja) * | 1991-04-26 | 1992-11-17 | Toshiba Chem Corp | 内層抵抗入り多層プリント配線板 |
US5766670A (en) * | 1993-11-17 | 1998-06-16 | Ibm | Via fill compositions for direct attach of devices and methods for applying same |
JP3816223B2 (ja) * | 1996-12-17 | 2006-08-30 | 北陸電気工業株式会社 | 電気部品を備えた回路基板及びその製造方法 |
JPH11340633A (ja) | 1998-05-29 | 1999-12-10 | Hokuriku Electric Ind Co Ltd | 多層回路基板 |
JP2000269624A (ja) * | 1999-03-16 | 2000-09-29 | Fuji Xerox Co Ltd | プリント配線基板 |
JP2002185099A (ja) | 2000-12-18 | 2002-06-28 | Multi:Kk | プリント回路板及びその製造方法 |
US7049929B1 (en) * | 2001-05-01 | 2006-05-23 | Tessera, Inc. | Resistor process |
KR100463434B1 (ko) * | 2001-12-04 | 2004-12-23 | 삼성전기주식회사 | 매립된 레지스터를 갖는 인쇄회로기판 및 이의 제조방법 |
JP4195619B2 (ja) * | 2003-01-20 | 2008-12-10 | 株式会社フジクラ | 多層配線板およびその製造方法 |
DE10302104A1 (de) * | 2003-01-21 | 2004-08-05 | Friwo Gerätebau Gmbh | Verfahren zum Herstellen von Schaltungsträgern mit intergrierten passiven Bauelementen |
KR100598274B1 (ko) * | 2004-09-01 | 2006-07-07 | 삼성전기주식회사 | 저항 내장형 인쇄회로기판 및 그 제조 방법 |
JP4752281B2 (ja) | 2005-02-08 | 2011-08-17 | 凸版印刷株式会社 | 抵抗素子内蔵プリント配線板 |
-
2006
- 2006-11-20 JP JP2006312959A patent/JP4818888B2/ja not_active Expired - Fee Related
-
2007
- 2007-11-09 US US11/979,890 patent/US7765680B2/en not_active Expired - Fee Related
- 2007-11-15 TW TW096143210A patent/TW200836602A/zh unknown
- 2007-11-20 CN CN200710159652XA patent/CN101188905B/zh not_active Expired - Fee Related
-
2010
- 2010-06-01 US US12/791,701 patent/US8484832B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US20080115886A1 (en) | 2008-05-22 |
JP2008130748A (ja) | 2008-06-05 |
US8484832B2 (en) | 2013-07-16 |
US7765680B2 (en) | 2010-08-03 |
CN101188905A (zh) | 2008-05-28 |
TW200836602A (en) | 2008-09-01 |
CN101188905B (zh) | 2010-09-01 |
US20100236065A1 (en) | 2010-09-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4818888B2 (ja) | 抵抗素子を内蔵するプリント配線板の製造法 | |
KR100990546B1 (ko) | 비아 단부에 매립된 도금패턴을 갖는 인쇄회로기판 및 이의제조방법 | |
JP2005286112A (ja) | プリント配線板及びその製造方法 | |
JP2009088469A (ja) | 印刷回路基板及びその製造方法 | |
JP2009283739A (ja) | 配線基板および配線基板の製造方法 | |
KR100965341B1 (ko) | 인쇄회로기판의 제조방법 | |
JP2008078343A (ja) | プリント配線板及びその製造方法 | |
KR100752017B1 (ko) | 인쇄회로기판의 제조방법 | |
KR102046006B1 (ko) | 일반 인쇄회로기판을 활용한 고전류 전송 방법 | |
JP2005311289A (ja) | 回路接続構造体とその製造方法 | |
US20080313887A1 (en) | Method of producing printed circuit board incorporating resistance element | |
JP4907479B2 (ja) | 抵抗素子を内蔵したプリント配線板の製造法 | |
JP2009010266A (ja) | プリント配線板の製造方法及びプリント配線板 | |
JP4683049B2 (ja) | 抵抗素子内蔵プリント配線板 | |
JP4396426B2 (ja) | 抵抗素子及びその抵抗素子を内蔵した多層プリント配線板 | |
JP4772586B2 (ja) | 回路基板の製造方法 | |
JP4943293B2 (ja) | 抵抗素子を内蔵したプリント配線板の製造方法 | |
JP4701853B2 (ja) | 抵抗素子を内蔵した多層配線基板及び抵抗素子の抵抗値調整方法 | |
JP4522282B2 (ja) | 多層フレキシブル回路配線基板の製造方法 | |
JP4857547B2 (ja) | 部品を内蔵した多層配線基板の製造方法 | |
JP2007027238A (ja) | 抵抗素子、それを内蔵した多層配線基板および抵抗素子の抵抗値調整方法 | |
JP4433971B2 (ja) | プリント配線板およびその製造方法 | |
JP2008211154A (ja) | 電子部品収納基板 | |
JP2007287868A (ja) | プリント配線板およびプリント配線板の製造方法 | |
KR19990002580A (ko) | 다층인쇄회로기판의 비어홀 형성방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20090518 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20101207 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110204 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20110805 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110831 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140909 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 4818888 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |