JP4594777B2 - 積層型電子部品の製造方法 - Google Patents
積層型電子部品の製造方法 Download PDFInfo
- Publication number
- JP4594777B2 JP4594777B2 JP2005092596A JP2005092596A JP4594777B2 JP 4594777 B2 JP4594777 B2 JP 4594777B2 JP 2005092596 A JP2005092596 A JP 2005092596A JP 2005092596 A JP2005092596 A JP 2005092596A JP 4594777 B2 JP4594777 B2 JP 4594777B2
- Authority
- JP
- Japan
- Prior art keywords
- electronic component
- semiconductor element
- adhesive layer
- bonding wire
- bonding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/073—Connecting or disconnecting of die-attach connectors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/075—Connecting or disconnecting of bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/853—On the same surface
- H10W72/865—Die-attach connectors and bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/874—On different surfaces
- H10W72/884—Die-attach connectors and bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/732—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between stacked chips
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL
Landscapes
- Die Bonding (AREA)
- Wire Bonding (AREA)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2005092596A JP4594777B2 (ja) | 2005-03-28 | 2005-03-28 | 積層型電子部品の製造方法 |
| TW095107613A TW200727446A (en) | 2005-03-28 | 2006-03-07 | Stack type semiconductor device manufacturing method and stack type electronic component manufacturing method |
| KR1020060027518A KR100796884B1 (ko) | 2005-03-28 | 2006-03-27 | 적층형 반도체 장치의 제조 방법 및 적층형 전자 부품의제조 방법 |
| US11/390,285 US7615413B2 (en) | 2005-03-28 | 2006-03-28 | Method of manufacturing stack-type semiconductor device and method of manufacturing stack-type electronic component |
| US12/585,547 US7785926B2 (en) | 2005-03-28 | 2009-09-17 | Method of manufacturing stack-type semiconductor device and method of manufacturing stack-type electronic component |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2005092596A JP4594777B2 (ja) | 2005-03-28 | 2005-03-28 | 積層型電子部品の製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2006278520A JP2006278520A (ja) | 2006-10-12 |
| JP2006278520A5 JP2006278520A5 (https=) | 2007-06-14 |
| JP4594777B2 true JP4594777B2 (ja) | 2010-12-08 |
Family
ID=37212996
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2005092596A Expired - Fee Related JP4594777B2 (ja) | 2005-03-28 | 2005-03-28 | 積層型電子部品の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4594777B2 (https=) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2650917A2 (en) | 2012-04-09 | 2013-10-16 | Canon Kabushiki Kaisha | Multilayered semiconductor device, printed circuit board, and method of manufacturing multilayered semiconductor device |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4879073B2 (ja) | 2007-04-16 | 2012-02-15 | 新日鐵化学株式会社 | 半導体装置の製造方法 |
| JP5044299B2 (ja) * | 2007-06-19 | 2012-10-10 | 積水化学工業株式会社 | 半導体チップ積層体の製造方法、接着テープ及びダイシングダイボンディングテープ |
| JP5532575B2 (ja) * | 2007-10-22 | 2014-06-25 | 日立化成株式会社 | 接着シート |
| JP4970388B2 (ja) * | 2008-09-03 | 2012-07-04 | 株式会社東芝 | 半導体装置及び半導体装置の製造方法 |
| JP5089560B2 (ja) * | 2008-11-28 | 2012-12-05 | リンテック株式会社 | 半導体チップ積層体および半導体チップ積層用接着剤組成物 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3913481B2 (ja) * | 2001-01-24 | 2007-05-09 | シャープ株式会社 | 半導体装置および半導体装置の製造方法 |
| JP4800524B2 (ja) * | 2001-09-10 | 2011-10-26 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法、及び、製造装置 |
| JP3912223B2 (ja) * | 2002-08-09 | 2007-05-09 | 富士通株式会社 | 半導体装置及びその製造方法 |
| JP4076841B2 (ja) * | 2002-11-07 | 2008-04-16 | シャープ株式会社 | 半導体装置の製造方法 |
| JP4620366B2 (ja) * | 2003-02-27 | 2011-01-26 | 住友ベークライト株式会社 | 半導体装置、半導体素子の製造方法、および半導体装置の製造方法 |
| JP2005327789A (ja) * | 2004-05-12 | 2005-11-24 | Sharp Corp | ダイシング・ダイボンド兼用粘接着シートおよびこれを用いた半導体装置の製造方法 |
| JP2006128169A (ja) * | 2004-10-26 | 2006-05-18 | Fujitsu Ltd | 半導体装置及び半導体装置の製造方法 |
-
2005
- 2005-03-28 JP JP2005092596A patent/JP4594777B2/ja not_active Expired - Fee Related
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2650917A2 (en) | 2012-04-09 | 2013-10-16 | Canon Kabushiki Kaisha | Multilayered semiconductor device, printed circuit board, and method of manufacturing multilayered semiconductor device |
| US8836102B2 (en) | 2012-04-09 | 2014-09-16 | Canon Kabushiki Kaisha | Multilayered semiconductor device, printed circuit board, and method of manufacturing multilayered semiconductor device |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2006278520A (ja) | 2006-10-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4188337B2 (ja) | 積層型電子部品の製造方法 | |
| JP4746646B2 (ja) | 積層型電子部品 | |
| JP5814859B2 (ja) | 半導体装置とその製造方法 | |
| CN102256452B (zh) | 具有内置半导体芯片的电路板以及制造该电路板的方法 | |
| US7785926B2 (en) | Method of manufacturing stack-type semiconductor device and method of manufacturing stack-type electronic component | |
| CN100423259C (zh) | 叠层式电子部件 | |
| JP2008288489A (ja) | チップ内蔵基板の製造方法 | |
| US10026679B2 (en) | Process for manufacturing a package for a surface-mount semiconductor device and semiconductor device | |
| JP4881044B2 (ja) | 積層型半導体装置の製造方法 | |
| JP2012074497A (ja) | 回路基板 | |
| KR100804856B1 (ko) | 반도체 장치의 제조 방법 | |
| JP4594777B2 (ja) | 積層型電子部品の製造方法 | |
| JP4203031B2 (ja) | 積層型電子部品の製造方法 | |
| CN100440464C (zh) | 层叠型半导体器件以及层叠型电子部件的制造方法 | |
| JP2002064162A (ja) | 半導体チップ | |
| JP2007035864A (ja) | 半導体パッケージ | |
| JP2013157363A (ja) | 積層型半導体装置 | |
| JP5571045B2 (ja) | 積層型半導体装置 | |
| JP2007324443A (ja) | 積層型半導体装置とその製造方法 | |
| JP2005101312A (ja) | 半導体装置の製造方法 | |
| JP2007081127A (ja) | 半導体装置及び半導体装置の製造方法 | |
| JP5003741B2 (ja) | 半導体チップ | |
| JP2010124005A (ja) | 半導体チップモジュール及び半導体チップモジュールの製造方法 | |
| JP2001185672A (ja) | 電子回路装置およびその製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070419 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20070419 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20071119 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100601 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100802 |
|
| RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20100802 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20100824 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20100917 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130924 Year of fee payment: 3 |
|
| R151 | Written notification of patent or utility model registration |
Ref document number: 4594777 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130924 Year of fee payment: 3 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| LAPS | Cancellation because of no payment of annual fees |