JP4388606B2 - 利得制御付デジタル処理回路 - Google Patents

利得制御付デジタル処理回路 Download PDF

Info

Publication number
JP4388606B2
JP4388606B2 JP35151596A JP35151596A JP4388606B2 JP 4388606 B2 JP4388606 B2 JP 4388606B2 JP 35151596 A JP35151596 A JP 35151596A JP 35151596 A JP35151596 A JP 35151596A JP 4388606 B2 JP4388606 B2 JP 4388606B2
Authority
JP
Japan
Prior art keywords
digital
voltage
analog
converter
processing circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP35151596A
Other languages
English (en)
Japanese (ja)
Other versions
JPH09205366A5 (OSRAM
JPH09205366A (ja
Inventor
デルマ クリスチャン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Vantiva SA
Original Assignee
Thomson Multimedia SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson Multimedia SA filed Critical Thomson Multimedia SA
Publication of JPH09205366A publication Critical patent/JPH09205366A/ja
Publication of JPH09205366A5 publication Critical patent/JPH09205366A5/ja
Application granted granted Critical
Publication of JP4388606B2 publication Critical patent/JP4388606B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/0617Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
    • H03M1/0619Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by dividing out the errors, i.e. using a ratiometric arrangement
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)
JP35151596A 1995-12-29 1996-12-27 利得制御付デジタル処理回路 Expired - Fee Related JP4388606B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR9515745A FR2743243B1 (fr) 1995-12-29 1995-12-29 Circuit de traitement numerique a controle de gain
FR9515745 1995-12-29

Publications (3)

Publication Number Publication Date
JPH09205366A JPH09205366A (ja) 1997-08-05
JPH09205366A5 JPH09205366A5 (OSRAM) 2004-12-09
JP4388606B2 true JP4388606B2 (ja) 2009-12-24

Family

ID=9486153

Family Applications (1)

Application Number Title Priority Date Filing Date
JP35151596A Expired - Fee Related JP4388606B2 (ja) 1995-12-29 1996-12-27 利得制御付デジタル処理回路

Country Status (6)

Country Link
US (1) US5835040A (OSRAM)
EP (1) EP0782272B1 (OSRAM)
JP (1) JP4388606B2 (OSRAM)
CN (1) CN1099157C (OSRAM)
DE (1) DE69623586T2 (OSRAM)
FR (1) FR2743243B1 (OSRAM)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7009534B2 (en) * 2004-01-16 2006-03-07 Artur Nachamiev Isolator for controlled power supply
JP4573602B2 (ja) * 2004-08-26 2010-11-04 三洋電機株式会社 増幅装置
US11519754B2 (en) * 2020-05-29 2022-12-06 Analog Devices International Unlimited Company Isolation amplifier with reference signal transfer

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4598269A (en) * 1984-06-13 1986-07-01 Tektronix, Inc. Method and apparatus for processing an analog signal
JPS63209209A (ja) * 1987-02-25 1988-08-30 Yamaha Corp デイジタル信号処理回路
JPH0496516A (ja) * 1990-08-13 1992-03-27 Nec Corp 符号復号器
US5369403A (en) * 1992-09-01 1994-11-29 The State Of Oregon Acting By And Through The State Board Of Higher Education On Behalf Of Oregon State University Dual quantization oversampling digital-to-analog converter
JP3189187B2 (ja) * 1993-03-02 2001-07-16 三菱電機株式会社 デジタル信号処理装置

Also Published As

Publication number Publication date
FR2743243A1 (fr) 1997-07-04
EP0782272A1 (fr) 1997-07-02
DE69623586T2 (de) 2003-05-15
FR2743243B1 (fr) 1998-01-30
CN1156348A (zh) 1997-08-06
EP0782272B1 (fr) 2002-09-11
JPH09205366A (ja) 1997-08-05
CN1099157C (zh) 2003-01-15
US5835040A (en) 1998-11-10
DE69623586D1 (de) 2002-10-17

Similar Documents

Publication Publication Date Title
JPH104352A (ja) 入力をクランプする方法および装置
JPH09326698A (ja) オフセットを補正する方法および装置
US5633637A (en) Digital-to-analog converter circuit
JPH11330966A5 (OSRAM)
US5043652A (en) Differential voltage to differential current conversion circuit having linear output
KR930002040B1 (ko) 증폭기
JP4388606B2 (ja) 利得制御付デジタル処理回路
JPH0145767B2 (OSRAM)
US5216354A (en) Controllable voltage-to-current converter having third-order distortion reduction
US3958135A (en) Current mirror amplifiers
US5424682A (en) Variable gain amplifier circuit
JPH025324B2 (OSRAM)
JPS60212068A (ja) フイ−ドバツククランプ回路
JPS61295701A (ja) 差動増幅回路型検波器
JP2761806B2 (ja) 信号処理装置
JP2946885B2 (ja) 利得制御回路
JP2752019B2 (ja) 液晶表示装置用ガンマ補正回路
JP3043044B2 (ja) D/a変換回路
KR930008663Y1 (ko) 재생시 테이프에 삽입된 문자 색상 조절회로
JPH0328579Y2 (OSRAM)
JP3016152B2 (ja) クリップ回路
KR900008521B1 (ko) 이득제어회로
JPS61253915A (ja) 電子ボリユ−ム回路
JPH02218207A (ja) 利得制御回路
JPH07183746A (ja) エンファシス・デエンファシス回路

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20051006

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20051025

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20060118

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20060123

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060420

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20060725

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20061122

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20061129

A912 Re-examination (zenchi) completed and case transferred to appeal board

Free format text: JAPANESE INTERMEDIATE CODE: A912

Effective date: 20070202

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090710

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20091005

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121009

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121009

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131009

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees