JP4109839B2 - 半導体装置 - Google Patents

半導体装置 Download PDF

Info

Publication number
JP4109839B2
JP4109839B2 JP2001167185A JP2001167185A JP4109839B2 JP 4109839 B2 JP4109839 B2 JP 4109839B2 JP 2001167185 A JP2001167185 A JP 2001167185A JP 2001167185 A JP2001167185 A JP 2001167185A JP 4109839 B2 JP4109839 B2 JP 4109839B2
Authority
JP
Japan
Prior art keywords
chip
interlayer connection
terminals
substrates
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2001167185A
Other languages
English (en)
Japanese (ja)
Other versions
JP2002368185A (ja
JP2002368185A5 (enExample
Inventor
勝彦 尾山
光芳 遠藤
知章 田窪
尚 山崎
孝志 井本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP2001167185A priority Critical patent/JP4109839B2/ja
Priority to TW091110913A priority patent/TW541585B/zh
Priority to KR10-2002-0029835A priority patent/KR100512835B1/ko
Priority to US10/156,819 priority patent/US6861738B2/en
Priority to CNB021221596A priority patent/CN100524744C/zh
Publication of JP2002368185A publication Critical patent/JP2002368185A/ja
Publication of JP2002368185A5 publication Critical patent/JP2002368185A5/ja
Application granted granted Critical
Publication of JP4109839B2 publication Critical patent/JP4109839B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/50Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5382Adaptable interconnections, e.g. for engineering changes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of semiconductor or other solid state devices
    • H01L25/03Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10D89/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of semiconductor or other solid state devices
    • H01L25/03Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes
    • H01L25/10Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10D, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being integrated devices of class H10

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Semiconductor Memories (AREA)
  • Dram (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP2001167185A 2001-06-01 2001-06-01 半導体装置 Expired - Fee Related JP4109839B2 (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP2001167185A JP4109839B2 (ja) 2001-06-01 2001-06-01 半導体装置
TW091110913A TW541585B (en) 2001-06-01 2002-05-23 Chip-stacked semiconductor device
KR10-2002-0029835A KR100512835B1 (ko) 2001-06-01 2002-05-29 칩 적층형 반도체 장치
US10/156,819 US6861738B2 (en) 2001-06-01 2002-05-30 Laminated-chip semiconductor device
CNB021221596A CN100524744C (zh) 2001-06-01 2002-05-31 芯片层叠型半导体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001167185A JP4109839B2 (ja) 2001-06-01 2001-06-01 半導体装置

Publications (3)

Publication Number Publication Date
JP2002368185A JP2002368185A (ja) 2002-12-20
JP2002368185A5 JP2002368185A5 (enExample) 2005-10-27
JP4109839B2 true JP4109839B2 (ja) 2008-07-02

Family

ID=19009610

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001167185A Expired - Fee Related JP4109839B2 (ja) 2001-06-01 2001-06-01 半導体装置

Country Status (5)

Country Link
US (1) US6861738B2 (enExample)
JP (1) JP4109839B2 (enExample)
KR (1) KR100512835B1 (enExample)
CN (1) CN100524744C (enExample)
TW (1) TW541585B (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004095799A (ja) 2002-08-30 2004-03-25 Toshiba Corp 半導体装置およびその製造方法
JP4799157B2 (ja) * 2005-12-06 2011-10-26 エルピーダメモリ株式会社 積層型半導体装置
CN100547784C (zh) * 2005-12-16 2009-10-07 晨星半导体股份有限公司 多芯片封装结构的内连线
JP2009026884A (ja) 2007-07-18 2009-02-05 Elpida Memory Inc 回路モジュール及び電気部品
US11056463B2 (en) * 2014-12-18 2021-07-06 Sony Corporation Arrangement of penetrating electrode interconnections
US11824009B2 (en) * 2018-12-10 2023-11-21 Preferred Networks, Inc. Semiconductor device and data transferring method for semiconductor device
JPWO2023119450A1 (enExample) * 2021-12-21 2023-06-29

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04284661A (ja) 1991-03-13 1992-10-09 Toshiba Corp 半導体装置
KR100204753B1 (ko) * 1996-03-08 1999-06-15 윤종용 엘오씨 유형의 적층 칩 패키지
JPH10107205A (ja) * 1996-09-27 1998-04-24 Hitachi Ltd 積層半導体モジュール
SE511425C2 (sv) * 1996-12-19 1999-09-27 Ericsson Telefon Ab L M Packningsanordning för integrerade kretsar
JP2870530B1 (ja) * 1997-10-30 1999-03-17 日本電気株式会社 スタックモジュール用インターポーザとスタックモジュール
JP3519924B2 (ja) * 1997-11-21 2004-04-19 ローム株式会社 半導体装置の構造及びその製造方法
KR100271639B1 (ko) * 1997-12-23 2000-11-15 김영환 적층형 반도체패키지 및 그 제조방법 및 그 적층방법
DE19801312A1 (de) * 1998-01-15 1999-07-22 Siemens Ag Halbleiterbauelement mit mehreren Substratlagen und zumindest einem Halbleiterchip und einem Verfahren zum Herstellen eines solchen Halbleiterbauelementes
JP3186700B2 (ja) * 1998-06-24 2001-07-11 日本電気株式会社 半導体装置及びその製造方法
KR20000011420U (ko) * 1998-12-02 2000-07-05 김영환 적층형 반도체 패키지

Also Published As

Publication number Publication date
JP2002368185A (ja) 2002-12-20
KR100512835B1 (ko) 2005-09-07
KR20020092193A (ko) 2002-12-11
US6861738B2 (en) 2005-03-01
CN100524744C (zh) 2009-08-05
CN1399338A (zh) 2003-02-26
US20020180030A1 (en) 2002-12-05
TW541585B (en) 2003-07-11

Similar Documents

Publication Publication Date Title
US7205670B2 (en) Semiconductor device and manufacturing method therefor
JP4072505B2 (ja) 積層型半導体パッケージ
US6424030B2 (en) Semiconductor memory module having double-sided stacked memory chip layout
US6433422B1 (en) Semiconductor integrated circuit having semiconductor packages for mounting integrated circuit chips on both sides of a substrate
US6621156B2 (en) Semiconductor device having stacked multi chip module structure
US4982265A (en) Semiconductor integrated circuit device and method of manufacturing the same
JP6058336B2 (ja) 半導体装置
KR20010060208A (ko) 적층형 반도체 디바이스
US7023097B2 (en) FBGA arrangement
JP2003060153A (ja) 半導体パッケージ
US6770980B2 (en) Semiconductor device having semiconductor element packaged on interposer
JP5288892B2 (ja) スタックモジュール、及びそれを備えるカード及びシステム
JP4109839B2 (ja) 半導体装置
US20160093599A1 (en) Semiconductor device
JPH11260999A (ja) ノイズを低減した積層半導体装置モジュール
JP2002368185A5 (enExample)
JP3227930B2 (ja) 複合半導体装置及びその製造方法
JP2001053217A (ja) 三次元半導体装置用スタックキャリアおよび三次元半導体装置
JP2005285295A (ja) 半導体装置
US20230299051A1 (en) Semiconductor package having ordered wire arrangement between differential pair connection pads
JP2007535821A (ja) 集積回路チップの単列ボンディングパッド構成
JPH0482244A (ja) 半導体集積回路装置およびその配線変更方法
US7265446B2 (en) Mounting structure for semiconductor parts and semiconductor device
JP2009026884A (ja) 回路モジュール及び電気部品
JPH10284681A (ja) メモリモジュール

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050719

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050719

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070511

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070522

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070723

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070904

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20071105

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080205

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080307

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080401

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080407

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110411

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110411

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130411

Year of fee payment: 5

LAPS Cancellation because of no payment of annual fees