JP3967108B2 - 半導体装置およびその製造方法 - Google Patents

半導体装置およびその製造方法 Download PDF

Info

Publication number
JP3967108B2
JP3967108B2 JP2001329687A JP2001329687A JP3967108B2 JP 3967108 B2 JP3967108 B2 JP 3967108B2 JP 2001329687 A JP2001329687 A JP 2001329687A JP 2001329687 A JP2001329687 A JP 2001329687A JP 3967108 B2 JP3967108 B2 JP 3967108B2
Authority
JP
Japan
Prior art keywords
wiring
layer
capacitor
pitch
conductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2001329687A
Other languages
English (en)
Japanese (ja)
Other versions
JP2003133507A (ja
JP2003133507A5 (https=
Inventor
圭史郎 岡本
健司 塩賀
修 谷口
孝司 表
佳彦 今中
康男 山岸
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP2001329687A priority Critical patent/JP3967108B2/ja
Priority to US10/092,525 priority patent/US7176556B2/en
Publication of JP2003133507A publication Critical patent/JP2003133507A/ja
Publication of JP2003133507A5 publication Critical patent/JP2003133507A5/ja
Priority to US11/600,211 priority patent/US7557014B2/en
Application granted granted Critical
Publication of JP3967108B2 publication Critical patent/JP3967108B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01Manufacture or treatment
    • H10W70/05Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68Shapes or dispositions thereof
    • H10W70/685Shapes or dispositions thereof comprising multiple insulating layers
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/63Vias, e.g. via plugs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/90Bond pads, in general
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages
    • H10W72/90Bond pads, in general
    • H10W72/941Dispositions of bond pads
    • H10W72/9415Dispositions of bond pads relative to the surface, e.g. recessed, protruding
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00Package configurations
    • H10W90/701Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP2001329687A 2001-10-26 2001-10-26 半導体装置およびその製造方法 Expired - Fee Related JP3967108B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2001329687A JP3967108B2 (ja) 2001-10-26 2001-10-26 半導体装置およびその製造方法
US10/092,525 US7176556B2 (en) 2001-10-26 2002-03-08 Semiconductor system-in-package
US11/600,211 US7557014B2 (en) 2001-10-26 2006-11-16 Semiconductor system-in-package

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001329687A JP3967108B2 (ja) 2001-10-26 2001-10-26 半導体装置およびその製造方法

Publications (3)

Publication Number Publication Date
JP2003133507A JP2003133507A (ja) 2003-05-09
JP2003133507A5 JP2003133507A5 (https=) 2005-07-07
JP3967108B2 true JP3967108B2 (ja) 2007-08-29

Family

ID=19145543

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001329687A Expired - Fee Related JP3967108B2 (ja) 2001-10-26 2001-10-26 半導体装置およびその製造方法

Country Status (2)

Country Link
US (2) US7176556B2 (https=)
JP (1) JP3967108B2 (https=)

Families Citing this family (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6979894B1 (en) 2001-09-27 2005-12-27 Marvell International Ltd. Integrated chip package having intermediate substrate
JP3492348B2 (ja) * 2001-12-26 2004-02-03 新光電気工業株式会社 半導体装置用パッケージの製造方法
JP2005011837A (ja) 2003-06-16 2005-01-13 Nippon Micron Kk 半導体装置用基板、半導体装置およびその製造方法
US7808073B2 (en) * 2004-03-31 2010-10-05 Casio Computer Co., Ltd. Network electronic component, semiconductor device incorporating network electronic component, and methods of manufacturing both
JP4353861B2 (ja) 2004-06-30 2009-10-28 Necエレクトロニクス株式会社 半導体装置
JP2006053662A (ja) 2004-08-10 2006-02-23 Matsushita Electric Ind Co Ltd 多重プロセッサ
JP4504774B2 (ja) * 2004-09-30 2010-07-14 大日本印刷株式会社 配線基板の製造方法
DE102004050476B3 (de) * 2004-10-16 2006-04-06 Infineon Technologies Ag Verfahren zum Herstellen einer Umverdrahtungs-Leiterplatte
US7345370B2 (en) * 2005-01-12 2008-03-18 International Business Machines Corporation Wiring patterns formed by selective metal plating
JP4185499B2 (ja) * 2005-02-18 2008-11-26 富士通マイクロエレクトロニクス株式会社 半導体装置
US20060253476A1 (en) * 2005-05-09 2006-11-09 Roth Mary A Technique for relationship discovery in schemas using semantic name indexing
DE102005062932B4 (de) * 2005-12-29 2015-12-24 Polaris Innovations Ltd. Chip-Träger mit reduzierter Störsignalempfindlichkeit
KR100782483B1 (ko) * 2006-01-19 2007-12-05 삼성전자주식회사 내부단자 배선을 갖는 패키지 보드 및 이를 채택하는반도체 패키지
JP4904891B2 (ja) 2006-03-31 2012-03-28 富士通株式会社 回路基板および電子装置、回路基板の製造方法
SG156550A1 (en) * 2008-05-06 2009-11-26 Gautham Viswanadam Wafer level integration module with interconnects
US8329573B2 (en) 2008-05-06 2012-12-11 Gautham Viswanadam Wafer level integration module having controlled resistivity interconnects
WO2010041165A1 (en) * 2008-10-10 2010-04-15 Nxp B.V. Method of plating through wafer vias in a wafer for 3d packaging
JP4833307B2 (ja) * 2009-02-24 2011-12-07 インターナショナル・ビジネス・マシーンズ・コーポレーション 半導体モジュール、端子板、端子板の製造方法および半導体モジュールの製造方法
JP5106460B2 (ja) * 2009-03-26 2012-12-26 新光電気工業株式会社 半導体装置及びその製造方法、並びに電子装置
KR101169531B1 (ko) 2009-07-03 2012-07-27 가부시키가이샤 테라미크로스 반도체구성체 및 그 제조방법과 반도체장치 및 그 제조방법
TWI419277B (zh) * 2010-08-05 2013-12-11 日月光半導體製造股份有限公司 線路基板及其製作方法與封裝結構及其製作方法
JP5275400B2 (ja) 2011-04-18 2013-08-28 新光電気工業株式会社 配線基板、半導体装置及び配線基板の製造方法
JP5275401B2 (ja) 2011-04-18 2013-08-28 新光電気工業株式会社 配線基板、半導体装置及び配線基板の製造方法
US20120292777A1 (en) * 2011-05-18 2012-11-22 Lotz Jonathan P Backside Power Delivery Using Die Stacking
US8994157B1 (en) 2011-05-27 2015-03-31 Scientific Components Corporation Circuit system in a package
JP6136061B2 (ja) * 2012-12-13 2017-05-31 株式会社村田製作所 半導体装置
US9865524B2 (en) * 2013-04-08 2018-01-09 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming conductive vias using backside via reveal and selective passivation
JP5569831B1 (ja) * 2013-05-15 2014-08-13 国立大学法人東北大学 マイクロ空室の内壁面処理方法
US10090239B2 (en) 2013-06-26 2018-10-02 Intel Corporation Metal-insulator-metal on-die capacitor with partial vias
JP6339669B2 (ja) 2013-07-08 2018-06-06 モーション・エンジン・インコーポレーテッド Memsデバイスおよび製造する方法
US10273147B2 (en) 2013-07-08 2019-04-30 Motion Engine Inc. MEMS components and method of wafer-level manufacturing thereof
WO2015013827A1 (en) 2013-08-02 2015-02-05 Motion Engine Inc. Mems motion sensor for sub-resonance angular rate sensing
US20160276287A1 (en) * 2013-12-06 2016-09-22 Renesas Electronics Corporation Semiconductor device
JPWO2015083289A1 (ja) * 2013-12-06 2017-03-16 ルネサスエレクトロニクス株式会社 半導体装置
WO2015103688A1 (en) 2014-01-09 2015-07-16 Motion Engine Inc. Integrated mems system
JP2015153978A (ja) * 2014-02-18 2015-08-24 キヤノン株式会社 貫通配線の作製方法
US20170030788A1 (en) 2014-04-10 2017-02-02 Motion Engine Inc. Mems pressure sensor
US11674803B2 (en) 2014-06-02 2023-06-13 Motion Engine, Inc. Multi-mass MEMS motion sensor
US11287486B2 (en) 2014-12-09 2022-03-29 Motion Engine, Inc. 3D MEMS magnetometer and associated methods
US10407299B2 (en) 2015-01-15 2019-09-10 Motion Engine Inc. 3D MEMS device with hermetic cavity
US9735227B2 (en) * 2015-08-03 2017-08-15 Synopsys, Inc. 2D material super capacitors
WO2020093277A1 (zh) * 2018-11-07 2020-05-14 北京比特大陆科技有限公司 芯片及电器设备
KR102906435B1 (ko) 2020-10-07 2026-01-02 삼성전자주식회사 반도체 패키지

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58125859A (ja) 1982-01-22 1983-07-27 Hitachi Ltd 半導体装置
US5229647A (en) * 1991-03-27 1993-07-20 Micron Technology, Inc. High density data storage using stacked wafers
US5382827A (en) * 1992-08-07 1995-01-17 Fujitsu Limited Functional substrates for packaging semiconductor chips
US5772451A (en) * 1993-11-16 1998-06-30 Form Factor, Inc. Sockets for electronic components and methods of connecting to electronic components
US5497938A (en) * 1994-09-01 1996-03-12 Intel Corporation Tape with solder forms and methods for transferring solder to chip assemblies
US5904499A (en) * 1994-12-22 1999-05-18 Pace; Benedict G Package for power semiconductor chips
EP0804806A1 (en) * 1994-12-22 1997-11-05 Benedict G. Pace Device for superheating steam
JP3245329B2 (ja) * 1995-06-19 2002-01-15 京セラ株式会社 半導体素子収納用パッケージ
US5888585A (en) * 1996-02-08 1999-03-30 Symetrix Corporation Process for making an integrated circuit with high dielectric constant barium-strontium-niobium oxide
JPH1084082A (ja) 1996-09-06 1998-03-31 Yokogawa Electric Corp Mcm用シリコン基板
US5939782A (en) * 1998-03-03 1999-08-17 Sun Microsystems, Inc. Package construction for integrated circuit chip with bypass capacitor
JP2000031145A (ja) 1998-07-09 2000-01-28 Toshiba Corp 半導体装置の製造方法
JP4547728B2 (ja) 1999-03-29 2010-09-22 ソニー株式会社 半導体装置及びその製造方法
JP2001102523A (ja) * 1999-09-28 2001-04-13 Sony Corp 薄膜デバイスおよびその製造方法
JP2001177008A (ja) 1999-12-21 2001-06-29 Hitachi Ltd キャパシタを内蔵した回路基板とそれを用いた半導体装置
JP2001185442A (ja) * 1999-12-27 2001-07-06 Murata Mfg Co Ltd 積層コンデンサ、デカップリングコンデンサの接続構造および配線基板
EP1143509A3 (en) * 2000-03-08 2004-04-07 Sanyo Electric Co., Ltd. Method of manufacturing the circuit device and circuit device
JP2002008942A (ja) * 2000-06-16 2002-01-11 Fujitsu Ltd コンデンサ装置、コンデンサ装置の製造方法及びコンデンサ装置が実装されたモジュール
WO2002007312A2 (en) * 2000-07-13 2002-01-24 Isothermal Systems Research, Inc. Power semiconductor switching devices, power converters, integrated circuit assemblies, integrated circuitry, power current switching methods, methods of forming a power semiconductor switching device, power conversion methods, power semiconductor switching device packaging methods, and methods of forming a power transistor
US6611419B1 (en) * 2000-07-31 2003-08-26 Intel Corporation Electronic assembly comprising substrate with embedded capacitors
US6775150B1 (en) * 2000-08-30 2004-08-10 Intel Corporation Electronic assembly comprising ceramic/organic hybrid substrate with embedded capacitors and methods of manufacture

Also Published As

Publication number Publication date
JP2003133507A (ja) 2003-05-09
US20030080400A1 (en) 2003-05-01
US7176556B2 (en) 2007-02-13
US20070065981A1 (en) 2007-03-22
US7557014B2 (en) 2009-07-07

Similar Documents

Publication Publication Date Title
JP3967108B2 (ja) 半導体装置およびその製造方法
US6624501B2 (en) Capacitor and semiconductor device
US7690109B2 (en) Method of manufacturing a multilayer wiring board
US7220667B2 (en) Semiconductor device and method of fabricating the same
CN100353547C (zh) 多芯片电路模块及其制造方法
JP3925378B2 (ja) 高周波モジュール装置の製造方法。
JP4992158B2 (ja) 3次元アルミニウムパッケージモジュール及びその製造方法
WO2004047167A1 (ja) 半導体装置、配線基板および配線基板製造方法
WO2003047325A1 (en) High-frequency circuit block, its manufacturing method, high-frequency module device, and its manufacturing method
KR101100946B1 (ko) 마이크로 전자장치, 수동 마이크로 전자 구조체, 마이크로 전자 장치 제조 방법 및 시스템
JP2011155310A (ja) 半導体装置並びに配線基板及びその製造方法
JP2002008942A (ja) コンデンサ装置、コンデンサ装置の製造方法及びコンデンサ装置が実装されたモジュール
CN101834178B (zh) 整合型无源元件及其制造方法
CN100365798C (zh) 电子器件、组件及制造电子器件的方法
US7282419B2 (en) Thin-film capacitor device, mounting module for the same, and method for fabricating the same
US6979644B2 (en) Method of manufacturing electronic circuit component
JPWO2009028596A1 (ja) 受動素子内蔵基板、製造方法、及び半導体装置
JP2002299496A (ja) 半導体装置及びその製造方法
JP4447881B2 (ja) インターポーザの製造方法
US20060017133A1 (en) Electronic part-containing elements, electronic devices and production methods
JPH10294421A (ja) マルチチップモジュールおよびその製造方法
JP4844392B2 (ja) 半導体装置及び配線基板
JP2005317705A (ja) 半導体装置、配線基板および配線基板の製造方法
CN121215660A (zh) 无源器件及其制备方法、封装结构、集成电路
CN121773771A (zh) 包括具有嵌入式无源器件的衬底的封装件

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20041014

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20041014

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20060522

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060530

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060731

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20070523

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20070530

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110608

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120608

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120608

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130608

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140608

Year of fee payment: 7

LAPS Cancellation because of no payment of annual fees