JP3233935B2 - コンデンサ電極とmosトランジスタのソース/ドレイン領域との間に接触を製造するための方法 - Google Patents

コンデンサ電極とmosトランジスタのソース/ドレイン領域との間に接触を製造するための方法

Info

Publication number
JP3233935B2
JP3233935B2 JP51356193A JP51356193A JP3233935B2 JP 3233935 B2 JP3233935 B2 JP 3233935B2 JP 51356193 A JP51356193 A JP 51356193A JP 51356193 A JP51356193 A JP 51356193A JP 3233935 B2 JP3233935 B2 JP 3233935B2
Authority
JP
Japan
Prior art keywords
trench
layer
substrate
sio
etching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP51356193A
Other languages
English (en)
Japanese (ja)
Other versions
JPH07503811A (ja
Inventor
レースナー、ウオルフガング
ホフマン、フランツ
リツシユ、ロタール
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Publication of JPH07503811A publication Critical patent/JPH07503811A/ja
Application granted granted Critical
Publication of JP3233935B2 publication Critical patent/JP3233935B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/30DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/37DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor being at least partially in a trench in the substrate
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • H10B12/01Manufacture or treatment
    • H10B12/02Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/03Making the capacitor or connections thereto
    • H10B12/038Making the capacitor or connections thereto the capacitor being in a trench in the substrate

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
  • Element Separation (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Die Bonding (AREA)
JP51356193A 1992-02-13 1993-02-01 コンデンサ電極とmosトランジスタのソース/ドレイン領域との間に接触を製造するための方法 Expired - Fee Related JP3233935B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE4204298A DE4204298C1 (enExample) 1992-02-13 1992-02-13
DE4204298.4 1992-02-13
PCT/DE1993/000078 WO1993016490A1 (de) 1992-02-13 1993-02-01 Verfahren zur herstellung eines kontaktes zu einer grabenkondensatorelektrode

Publications (2)

Publication Number Publication Date
JPH07503811A JPH07503811A (ja) 1995-04-20
JP3233935B2 true JP3233935B2 (ja) 2001-12-04

Family

ID=6451626

Family Applications (1)

Application Number Title Priority Date Filing Date
JP51356193A Expired - Fee Related JP3233935B2 (ja) 1992-02-13 1993-02-01 コンデンサ電極とmosトランジスタのソース/ドレイン領域との間に接触を製造するための方法

Country Status (9)

Country Link
US (1) US5432115A (enExample)
EP (1) EP0626098B1 (enExample)
JP (1) JP3233935B2 (enExample)
KR (1) KR100252329B1 (enExample)
AT (1) ATE139059T1 (enExample)
DE (2) DE4204298C1 (enExample)
HK (1) HK1000927A1 (enExample)
TW (1) TW238406B (enExample)
WO (1) WO1993016490A1 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6025260A (en) 1998-02-05 2000-02-15 Integrated Device Technology, Inc. Method for fabricating air gap with borderless contact
US10672810B2 (en) * 2017-10-31 2020-06-02 Taiwan Semiconductor Manufacturing Co., Ltd. CMOS image sensor with shallow trench edge doping
DE102018125019A1 (de) 2017-10-31 2019-05-02 Taiwan Semiconductor Manufacturing Co., Ltd. CMOS-Bildsensor mit Shallow-Trench-Rand-Dotierung

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5963757A (ja) * 1982-10-04 1984-04-11 Nippon Telegr & Teleph Corp <Ntt> 半導体装置およびその製造方法
JPS61258468A (ja) * 1985-05-13 1986-11-15 Hitachi Ltd 半導体記憶装置およびその製造方法
JPS62247560A (ja) * 1986-04-18 1987-10-28 Fujitsu Ltd ダイナミツクランダムアクセスメモリセル
JPS63258060A (ja) * 1987-04-15 1988-10-25 Nec Corp 半導体記憶装置
JPS63260163A (ja) * 1987-04-17 1988-10-27 Oki Electric Ind Co Ltd 半導体記憶装置の製造方法
KR910008830B1 (ko) * 1988-08-18 1991-10-21 현대전자산업 주식회사 산화물벽과 질화물벽을 이용한 트렌치 측면벽 도핑방법 및 그 반도체 소자
EP0399060B1 (de) * 1989-05-22 1995-05-24 Siemens Aktiengesellschaft Halbleiterspeicheranordnung mit Kondensatoren mir zwei in einem Graben angeordneten Elektroden und Verfahren zu deren Herstellung
DE59205665D1 (de) * 1991-10-02 1996-04-18 Siemens Ag Verfahren zur Herstellung einer Grabenstruktur in einem Substrat
JPH06345868A (ja) * 1993-06-03 1994-12-20 Shin Etsu Chem Co Ltd ポリイミド及びその製造方法

Also Published As

Publication number Publication date
EP0626098A1 (de) 1994-11-30
JPH07503811A (ja) 1995-04-20
DE4204298C1 (enExample) 1993-03-04
EP0626098B1 (de) 1996-06-05
KR100252329B1 (ko) 2000-04-15
ATE139059T1 (de) 1996-06-15
WO1993016490A1 (de) 1993-08-19
KR950700609A (ko) 1995-01-16
DE59302829D1 (de) 1996-07-11
HK1000927A1 (en) 1998-05-08
US5432115A (en) 1995-07-11
TW238406B (enExample) 1995-01-11

Similar Documents

Publication Publication Date Title
JP3510923B2 (ja) 半導体装置の製造方法
JP4074674B2 (ja) Dramの製造方法
JP3183817B2 (ja) トレンチdramセルの製造方法
US6420228B1 (en) Method for the production of a DRAM cell configuration
JPH08250677A (ja) 半導体記憶装置及びその製造方法
US5843819A (en) Semiconductor memory device with trench capacitor and method for the production thereof
JP3146316B2 (ja) 半導体装置及びその製造方法
JPH056977A (ja) ダイナミツク型半導体記憶装置およびその製造方法
JPH01287956A (ja) 半導体記憶装置およびその製造方法
JP3665614B2 (ja) Dramセル装置の製法
US6566202B2 (en) Integrated circuit having at least two vertical MOS transistors and method for manufacturing same
JP3227485B2 (ja) 半導体メモリ素子の製造方法
TW465028B (en) Semiconductor device and method of production thereof
JP3233935B2 (ja) コンデンサ電極とmosトランジスタのソース/ドレイン領域との間に接触を製造するための方法
JP3355511B2 (ja) 半導体装置の製造方法
JP3190659B2 (ja) 半導体メモリ及びその製造方法
JP2772375B2 (ja) 半導体記憶装置
JPH0254960A (ja) 半導体装置の製造方法
JPH11121716A (ja) 半導体装置及びその製造方法
JPH1197529A (ja) 半導体装置の製造方法
JP3348342B2 (ja) 半導体装置の製造方法
US6919246B2 (en) Semiconductor device and fabricating method thereof
JP2760979B2 (ja) 半導体記憶装置およびその製造方法
JPH023303B2 (enExample)
KR930000718B1 (ko) 반도체장치의 제조방법

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080921

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090921

Year of fee payment: 8

LAPS Cancellation because of no payment of annual fees