JP2500561Y2 - 多ピンリ―ドフレ―ム - Google Patents

多ピンリ―ドフレ―ム

Info

Publication number
JP2500561Y2
JP2500561Y2 JP1990104360U JP10436090U JP2500561Y2 JP 2500561 Y2 JP2500561 Y2 JP 2500561Y2 JP 1990104360 U JP1990104360 U JP 1990104360U JP 10436090 U JP10436090 U JP 10436090U JP 2500561 Y2 JP2500561 Y2 JP 2500561Y2
Authority
JP
Japan
Prior art keywords
lead
metal foil
strips
lead frame
insulating sheet
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP1990104360U
Other languages
English (en)
Japanese (ja)
Other versions
JPH0463154U (enrdf_load_stackoverflow
Inventor
欽哉 大井川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumitomo Metal Mining Co Ltd
Original Assignee
Sumitomo Metal Mining Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Metal Mining Co Ltd filed Critical Sumitomo Metal Mining Co Ltd
Priority to JP1990104360U priority Critical patent/JP2500561Y2/ja
Publication of JPH0463154U publication Critical patent/JPH0463154U/ja
Application granted granted Critical
Publication of JP2500561Y2 publication Critical patent/JP2500561Y2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
JP1990104360U 1990-10-03 1990-10-03 多ピンリ―ドフレ―ム Expired - Fee Related JP2500561Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1990104360U JP2500561Y2 (ja) 1990-10-03 1990-10-03 多ピンリ―ドフレ―ム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1990104360U JP2500561Y2 (ja) 1990-10-03 1990-10-03 多ピンリ―ドフレ―ム

Publications (2)

Publication Number Publication Date
JPH0463154U JPH0463154U (enrdf_load_stackoverflow) 1992-05-29
JP2500561Y2 true JP2500561Y2 (ja) 1996-06-05

Family

ID=31849603

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1990104360U Expired - Fee Related JP2500561Y2 (ja) 1990-10-03 1990-10-03 多ピンリ―ドフレ―ム

Country Status (1)

Country Link
JP (1) JP2500561Y2 (enrdf_load_stackoverflow)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5895657U (ja) * 1981-12-23 1983-06-29 日本電気株式会社 集積回路用リ−ドフレ−ム

Also Published As

Publication number Publication date
JPH0463154U (enrdf_load_stackoverflow) 1992-05-29

Similar Documents

Publication Publication Date Title
US6696764B2 (en) Flip chip type semiconductor device and method of manufacturing the same
JPH02235351A (ja) 半導体チップの組立体
JP2015002212A (ja) チップ抵抗器、チップ抵抗器の実装構造
JP2500561Y2 (ja) 多ピンリ―ドフレ―ム
JPH0496258A (ja) 半導体装置用絶縁基板の製造方法およびそのための金属パターン板
JP6317895B2 (ja) チップ抵抗器、チップ抵抗器の実装構造
JPH04127564A (ja) リードフレームの製造方法
JP2740977B2 (ja) 半導体装置
JPS60216573A (ja) フレキシブル印刷配線板の製造方法
JPS61166147A (ja) 多層混成集積回路装置
JPS61150253A (ja) 半導体リ−ドフレ−ム
JP3387016B2 (ja) 配線基板の製造方法、接着シート片付補強板及びその製造方法
JP2942790B2 (ja) 半導体素子用多層リードフレーム
JP2021044585A (ja) チップ抵抗器
JP6810095B2 (ja) チップ抵抗器、チップ抵抗器の実装構造
JPS61166148A (ja) 多層混成集積回路装置
JPH047850A (ja) テープキャリア
JP2000138307A (ja) 半導体装置用中間製品
JP3889710B2 (ja) 混成集積回路装置
JP2552943B2 (ja) 半導体装置
JP2668461B2 (ja) リードフレーム製造装置
JP2005332937A (ja) 放熱部材付きリードフレーム及びその製造方法
JP3632719B2 (ja) リードフレーム及びリードフレームの製造方法
JPH05129514A (ja) リードフレームおよびその製造方法
JPH0341607A (ja) 磁気ヘッド用積層接着治具及び積層体の製造方法

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees