JP2023076093A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2023076093A5 JP2023076093A5 JP2021189281A JP2021189281A JP2023076093A5 JP 2023076093 A5 JP2023076093 A5 JP 2023076093A5 JP 2021189281 A JP2021189281 A JP 2021189281A JP 2021189281 A JP2021189281 A JP 2021189281A JP 2023076093 A5 JP2023076093 A5 JP 2023076093A5
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- areas
- clock
- pattern
- regions
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (9)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2021189281A JP7724693B2 (ja) | 2021-11-22 | 2021-11-22 | クロック伝達回路、撮像素子、及びクロック伝達回路の製造方法 |
| KR1020247019902A KR20240108480A (ko) | 2021-11-22 | 2022-09-29 | 클록 전달 회로, 촬상 소자, 및 클록 전달 회로의 제조 방법 |
| DE112022005614.2T DE112022005614T5 (de) | 2021-11-22 | 2022-09-29 | Taktübertragungsschaltung, bildgebendes Element und Verfahren zur Herstellung einer Taktübertragungsschaltung |
| US18/711,253 US12604116B2 (en) | 2021-11-22 | 2022-09-29 | Clock transmission circuit, imaging element, and method for manufacturing clock transmission circuit |
| GB2408578.9A GB2628256A (en) | 2021-11-22 | 2022-09-29 | Clock transmission circuit, imaging element, and method for manufacturing clock transmission circuit |
| CN202280076757.1A CN118266171A (zh) | 2021-11-22 | 2022-09-29 | 时钟传递电路、摄像元件及时钟传递电路的制造方法 |
| PCT/JP2022/036575 WO2023089964A1 (ja) | 2021-11-22 | 2022-09-29 | クロック伝達回路、撮像素子、及びクロック伝達回路の製造方法 |
| TW111141076A TW202331808A (zh) | 2021-11-22 | 2022-10-28 | 時脈傳達電路、攝像元件及時脈傳達電路之製造方法 |
| JP2025130622A JP2025168357A (ja) | 2021-11-22 | 2025-08-05 | 信号伝達回路及び信号伝達回路の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2021189281A JP7724693B2 (ja) | 2021-11-22 | 2021-11-22 | クロック伝達回路、撮像素子、及びクロック伝達回路の製造方法 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2025130622A Division JP2025168357A (ja) | 2021-11-22 | 2025-08-05 | 信号伝達回路及び信号伝達回路の製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2023076093A JP2023076093A (ja) | 2023-06-01 |
| JP2023076093A5 true JP2023076093A5 (https=) | 2024-05-22 |
| JP7724693B2 JP7724693B2 (ja) | 2025-08-18 |
Family
ID=86396770
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2021189281A Active JP7724693B2 (ja) | 2021-11-22 | 2021-11-22 | クロック伝達回路、撮像素子、及びクロック伝達回路の製造方法 |
| JP2025130622A Pending JP2025168357A (ja) | 2021-11-22 | 2025-08-05 | 信号伝達回路及び信号伝達回路の製造方法 |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2025130622A Pending JP2025168357A (ja) | 2021-11-22 | 2025-08-05 | 信号伝達回路及び信号伝達回路の製造方法 |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US12604116B2 (https=) |
| JP (2) | JP7724693B2 (https=) |
| KR (1) | KR20240108480A (https=) |
| CN (1) | CN118266171A (https=) |
| DE (1) | DE112022005614T5 (https=) |
| GB (1) | GB2628256A (https=) |
| TW (1) | TW202331808A (https=) |
| WO (1) | WO2023089964A1 (https=) |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3271602B2 (ja) | 1999-02-17 | 2002-04-02 | 日本電気株式会社 | 半導体集積回路装置およびその設計方法 |
| JP2001110708A (ja) | 1999-10-08 | 2001-04-20 | Nikon Corp | 露光装置 |
| JP2001154371A (ja) | 1999-11-30 | 2001-06-08 | Nikon Corp | 回路デバイスや表示デバイスの製造方法、及び大型ディスプレー装置 |
| US6255884B1 (en) * | 2000-02-16 | 2001-07-03 | Pairgain Technologies, Inc. | Uniform clock timing circuit |
| US6879185B2 (en) | 2002-04-05 | 2005-04-12 | Stmicroelectronics Pvt. Ltd. | Low power clock distribution scheme |
| JP4226577B2 (ja) | 2005-08-22 | 2009-02-18 | マイクロン テクノロジー インコーポレイテッド | 構造化遅延スキューを用いたバッファリング技術 |
| US7382170B2 (en) | 2006-04-18 | 2008-06-03 | Agere Systems Inc. | Programmable delay circuit having reduced insertion delay |
| JP5619434B2 (ja) * | 2010-02-26 | 2014-11-05 | パナソニック株式会社 | 固体撮像装置および撮像装置 |
| US8937491B2 (en) | 2012-11-15 | 2015-01-20 | Xilinx, Inc. | Clock network architecture |
| US9698766B2 (en) | 2014-12-03 | 2017-07-04 | Micron Technology, Inc. | Apparatuses and methods for adjusting timing of signals |
| KR102327498B1 (ko) | 2017-09-12 | 2021-11-17 | 에스케이하이닉스 주식회사 | 듀티 싸이클 보정 회로 및 이를 포함하는 클럭 보정 회로 |
| CN113841103A (zh) | 2019-05-24 | 2021-12-24 | 索尼半导体解决方案公司 | 电路系统 |
| KR102827206B1 (ko) * | 2019-09-02 | 2025-07-01 | 삼성전자주식회사 | 클럭 트리를 포함하는 이미지 센서 및 어드레스 디코더, 이미지 센서를 포함하는 이미지 처리 시스템 |
-
2021
- 2021-11-22 JP JP2021189281A patent/JP7724693B2/ja active Active
-
2022
- 2022-09-29 CN CN202280076757.1A patent/CN118266171A/zh active Pending
- 2022-09-29 US US18/711,253 patent/US12604116B2/en active Active
- 2022-09-29 WO PCT/JP2022/036575 patent/WO2023089964A1/ja not_active Ceased
- 2022-09-29 DE DE112022005614.2T patent/DE112022005614T5/de active Pending
- 2022-09-29 GB GB2408578.9A patent/GB2628256A/en active Pending
- 2022-09-29 KR KR1020247019902A patent/KR20240108480A/ko not_active Withdrawn
- 2022-10-28 TW TW111141076A patent/TW202331808A/zh unknown
-
2025
- 2025-08-05 JP JP2025130622A patent/JP2025168357A/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2013511153A5 (https=) | ||
| JP2017516308A5 (https=) | ||
| JP2016035967A5 (https=) | ||
| JP2014056864A (ja) | 半導体装置の製造方法 | |
| JP4783811B2 (ja) | マスクの設計方法 | |
| JP2023076093A5 (https=) | ||
| US20130161839A1 (en) | Semiconductor device and method of manufacturing the same | |
| JPH0348669B2 (https=) | ||
| EP1361478A4 (en) | METHOD FOR PRODUCING A PHASE SHIFTING MASK AND PHASE SHIFTING MASK | |
| JP2008066381A5 (https=) | ||
| JPS60144956A (ja) | 半導体装置の製造方法 | |
| TWI785856B (zh) | 避免翹曲的線路板結構及其製作方法 | |
| CN105990103A (zh) | 半导体结构的制造方法 | |
| JP3923927B2 (ja) | 半導体装置の製造方法 | |
| JPWO2023095798A5 (https=) | ||
| KR100864169B1 (ko) | 마스크의 설계방법과 반도체 소자 | |
| JPS60247950A (ja) | 半導体装置の製造方法 | |
| JP2000077801A (ja) | 可撓性回路基板 | |
| TWI880220B (zh) | 半導體結構及其製造方法 | |
| JPS58207653A (ja) | 半導体集積回路用マスタ・ウェ−ハ | |
| KR100316049B1 (ko) | 고집적 ｍｍｌ장치의 패턴 설계방법 | |
| KR100837566B1 (ko) | 마스크의 설계방법과 반도체 소자 및 그 제조방법 | |
| TWI717278B (zh) | 利用補強框製作電路板的方法 | |
| JPH0114704B2 (https=) | ||
| JPH0475665B2 (https=) |