GB2628256A - Clock transmission circuit, imaging element, and method for manufacturing clock transmission circuit - Google Patents

Clock transmission circuit, imaging element, and method for manufacturing clock transmission circuit Download PDF

Info

Publication number
GB2628256A
GB2628256A GB2408578.9A GB202408578A GB2628256A GB 2628256 A GB2628256 A GB 2628256A GB 202408578 A GB202408578 A GB 202408578A GB 2628256 A GB2628256 A GB 2628256A
Authority
GB
United Kingdom
Prior art keywords
circuit
regions
clock
region
elements
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
GB2408578.9A
Other languages
English (en)
Other versions
GB202408578D0 (en
Inventor
Yoshimura Hidetoshi
Joboji Tasuku
Sugiyama Yukinobu
Yonekawa Riku
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hamamatsu Photonics KK
Original Assignee
Hamamatsu Photonics KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hamamatsu Photonics KK filed Critical Hamamatsu Photonics KK
Publication of GB202408578D0 publication Critical patent/GB202408578D0/en
Publication of GB2628256A publication Critical patent/GB2628256A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70—SSIS architectures; Circuits associated therewith
    • H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
    • H04N25/779—Circuitry for scanning or addressing the pixel array
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70—SSIS architectures; Circuits associated therewith
    • H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
    • H04N25/7795—Circuitry for generating timing or clock signals
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/15013—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs
    • H03K5/1506—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs with parallel driven output stages; with synchronously driven series connected output stages
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/60—Noise processing, e.g. detecting, correcting, reducing or removing noise
    • H04N25/617—Noise processing, e.g. detecting, correcting, reducing or removing noise for reducing electromagnetic interference, e.g. clocking noise
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70—SSIS architectures; Circuits associated therewith
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70—SSIS architectures; Circuits associated therewith
    • H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
    • H04N25/70—SSIS architectures; Circuits associated therewith
    • H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
    • H04N25/78—Readout circuits for addressed sensors, e.g. output amplifiers or A/D converters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Electromagnetism (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Transforming Light Signals Into Electric Signals (AREA)
  • Manipulation Of Pulses (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
GB2408578.9A 2021-11-22 2022-09-29 Clock transmission circuit, imaging element, and method for manufacturing clock transmission circuit Pending GB2628256A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2021189281A JP7724693B2 (ja) 2021-11-22 2021-11-22 クロック伝達回路、撮像素子、及びクロック伝達回路の製造方法
PCT/JP2022/036575 WO2023089964A1 (ja) 2021-11-22 2022-09-29 クロック伝達回路、撮像素子、及びクロック伝達回路の製造方法

Publications (2)

Publication Number Publication Date
GB202408578D0 GB202408578D0 (en) 2024-07-31
GB2628256A true GB2628256A (en) 2024-09-18

Family

ID=86396770

Family Applications (1)

Application Number Title Priority Date Filing Date
GB2408578.9A Pending GB2628256A (en) 2021-11-22 2022-09-29 Clock transmission circuit, imaging element, and method for manufacturing clock transmission circuit

Country Status (8)

Country Link
US (1) US12604116B2 (https=)
JP (2) JP7724693B2 (https=)
KR (1) KR20240108480A (https=)
CN (1) CN118266171A (https=)
DE (1) DE112022005614T5 (https=)
GB (1) GB2628256A (https=)
TW (1) TW202331808A (https=)
WO (1) WO2023089964A1 (https=)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000243939A (ja) * 1999-02-17 2000-09-08 Nec Corp 半導体集積回路装置およびその設計方法
JP2007060036A (ja) * 2005-08-22 2007-03-08 Micron Technology Inc 構造化遅延スキューを用いたバッファリング技術

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001110708A (ja) 1999-10-08 2001-04-20 Nikon Corp 露光装置
JP2001154371A (ja) 1999-11-30 2001-06-08 Nikon Corp 回路デバイスや表示デバイスの製造方法、及び大型ディスプレー装置
US6255884B1 (en) * 2000-02-16 2001-07-03 Pairgain Technologies, Inc. Uniform clock timing circuit
US6879185B2 (en) 2002-04-05 2005-04-12 Stmicroelectronics Pvt. Ltd. Low power clock distribution scheme
US7382170B2 (en) 2006-04-18 2008-06-03 Agere Systems Inc. Programmable delay circuit having reduced insertion delay
JP5619434B2 (ja) * 2010-02-26 2014-11-05 パナソニック株式会社 固体撮像装置および撮像装置
US8937491B2 (en) 2012-11-15 2015-01-20 Xilinx, Inc. Clock network architecture
US9698766B2 (en) 2014-12-03 2017-07-04 Micron Technology, Inc. Apparatuses and methods for adjusting timing of signals
KR102327498B1 (ko) 2017-09-12 2021-11-17 에스케이하이닉스 주식회사 듀티 싸이클 보정 회로 및 이를 포함하는 클럭 보정 회로
CN113841103A (zh) 2019-05-24 2021-12-24 索尼半导体解决方案公司 电路系统
KR102827206B1 (ko) * 2019-09-02 2025-07-01 삼성전자주식회사 클럭 트리를 포함하는 이미지 센서 및 어드레스 디코더, 이미지 센서를 포함하는 이미지 처리 시스템

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000243939A (ja) * 1999-02-17 2000-09-08 Nec Corp 半導体集積回路装置およびその設計方法
JP2007060036A (ja) * 2005-08-22 2007-03-08 Micron Technology Inc 構造化遅延スキューを用いたバッファリング技術

Also Published As

Publication number Publication date
US20250008241A1 (en) 2025-01-02
DE112022005614T5 (de) 2024-09-19
WO2023089964A1 (ja) 2023-05-25
US12604116B2 (en) 2026-04-14
CN118266171A (zh) 2024-06-28
TW202331808A (zh) 2023-08-01
KR20240108480A (ko) 2024-07-09
GB202408578D0 (en) 2024-07-31
JP7724693B2 (ja) 2025-08-18
JP2023076093A (ja) 2023-06-01
JP2025168357A (ja) 2025-11-07

Similar Documents

Publication Publication Date Title
US7965107B2 (en) Base cell for engineering change order (ECO) implementation
US7915925B2 (en) Scannable D flip-flop
JPH0785501B2 (ja) マスタ・スライス集積回路
US6924671B2 (en) General-purpose logic module and cell using the same
US6194914B1 (en) Semiconductor integrated circuit capable of realizing logic functions
US12604116B2 (en) Clock transmission circuit, imaging element, and method for manufacturing clock transmission circuit
JP6555239B2 (ja) 半導体集積回路及び半導体集積回路のクロック供給方法
US5943491A (en) Control circuit of mutual exclusion elements
EP4180839A1 (en) Tof sensor
US7876483B2 (en) Optically reconfigurable logic circuit
EP0384000B1 (en) Fully static CMOS cascode voltage switch (CVS) logic circuit
US6720214B2 (en) Method for manufacturing semiconductor integrated circuit
US5696803A (en) Barrel shifter and method of making same
JP3038757B2 (ja) シフトレジスタ回路
JPS5843904B2 (ja) 半導体装置の製作方法
US6292043B1 (en) Semiconductor integrated circuit device
JPH0384951A (ja) 集積回路のレイアウト設計方法
US9411684B2 (en) Low density parity check circuit
JP6625363B2 (ja) 信号、特にクロック信号の伝搬遅延を補償する光学的反復集積回路
JPH04145720A (ja) 論理回路
US20240194683A1 (en) Semiconductor integrated circuit, layout design system, layout designing method, and non-transitory computer-readable storage medium storing program
US6924666B2 (en) Integrated logic circuit and hierarchical design method thereof
US20050186714A1 (en) Method of fabricating an integrated circuit through utilizing metal layers to program randomly positioned basic units
JP2722796B2 (ja) ゲートアレイ型集積回路
JPS62239545A (ja) スキヤンパス回路内蔵形ゲ−トアレイマスタ−

Legal Events

Date Code Title Description
789A Request for publication of translation (sect. 89(a)/1977)

Ref document number: 2023089964

Country of ref document: WO