JP2018512662A5 - - Google Patents

Download PDF

Info

Publication number
JP2018512662A5
JP2018512662A5 JP2017546995A JP2017546995A JP2018512662A5 JP 2018512662 A5 JP2018512662 A5 JP 2018512662A5 JP 2017546995 A JP2017546995 A JP 2017546995A JP 2017546995 A JP2017546995 A JP 2017546995A JP 2018512662 A5 JP2018512662 A5 JP 2018512662A5
Authority
JP
Japan
Prior art keywords
microcontroller
system bus
coupled
interface
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2017546995A
Other languages
English (en)
Japanese (ja)
Other versions
JP2018512662A (ja
Filing date
Publication date
Priority claimed from US15/065,027 external-priority patent/US10002103B2/en
Application filed filed Critical
Publication of JP2018512662A publication Critical patent/JP2018512662A/ja
Publication of JP2018512662A5 publication Critical patent/JP2018512662A5/ja
Pending legal-status Critical Current

Links

JP2017546995A 2015-03-13 2016-03-11 複数の独立マイクロコントローラを伴うマイクロコントローラデバイス Pending JP2018512662A (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201562133186P 2015-03-13 2015-03-13
US62/133,186 2015-03-13
US15/065,027 US10002103B2 (en) 2015-03-13 2016-03-09 Low-pin microcontroller device with multiple independent microcontrollers
US15/065,027 2016-03-09
PCT/US2016/021977 WO2016149086A2 (en) 2015-03-13 2016-03-11 Microcontroller device with multiple independent microcontrollers

Publications (2)

Publication Number Publication Date
JP2018512662A JP2018512662A (ja) 2018-05-17
JP2018512662A5 true JP2018512662A5 (enExample) 2019-03-28

Family

ID=56888472

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017546995A Pending JP2018512662A (ja) 2015-03-13 2016-03-11 複数の独立マイクロコントローラを伴うマイクロコントローラデバイス

Country Status (7)

Country Link
US (1) US10002103B2 (enExample)
EP (1) EP3268869B1 (enExample)
JP (1) JP2018512662A (enExample)
KR (1) KR20170127420A (enExample)
CN (1) CN107430564B (enExample)
TW (1) TW201638771A (enExample)
WO (1) WO2016149086A2 (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9921982B2 (en) * 2014-06-05 2018-03-20 Microchip Technology Incorporated Device and method to assign device pin ownership for multi-processor core devices
US9921988B2 (en) * 2014-06-05 2018-03-20 Microchip Technology Incorporated Device and method to assign device pin functionality for multi-processor core devices
US10002102B2 (en) * 2015-03-13 2018-06-19 Microchip Technology Incorporated Low-pin microcontroller device with multiple independent microcontrollers
US10352998B2 (en) 2017-10-17 2019-07-16 Microchip Technology Incorporated Multi-processor core device with MBIST
GB201909270D0 (en) * 2019-06-27 2019-08-14 Nordic Semiconductor Asa Microcontroller system with GPIOS
US11397809B2 (en) * 2019-09-23 2022-07-26 Stmicroelectronics International N.V. Protection scheme for sensor segmentation in virtualization application
DE102020205978A1 (de) * 2020-05-12 2021-11-18 Robert Bosch Gesellschaft mit beschränkter Haftung System aus galvanisch getrennten, datengekoppelten Mikrocontrollern
CN111930676B (zh) * 2020-09-17 2020-12-29 湖北芯擎科技有限公司 多处理器间的通信方法、装置、系统及存储介质
TWI769094B (zh) * 2021-10-07 2022-06-21 瑞昱半導體股份有限公司 多晶粒封裝
TWI823680B (zh) 2022-11-18 2023-11-21 新唐科技股份有限公司 資料傳輸裝置和方法

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58158759A (ja) * 1982-03-16 1983-09-21 Nec Corp 情報処理装置
JPH0731661B2 (ja) * 1986-10-20 1995-04-10 株式会社日立製作所 プロセツサ
JPS62221062A (ja) * 1986-03-20 1987-09-29 Nec Corp シングルチツプマイクロコンピユ−タ
JP2846536B2 (ja) * 1992-12-02 1999-01-13 株式会社日立製作所 マルチプロセッサ
JP2551342B2 (ja) * 1993-07-29 1996-11-06 日本電気株式会社 デュアル マイクロプロセッサ装置
TW439380B (en) * 1995-10-09 2001-06-07 Hitachi Ltd Terminal apparatus
US6163829A (en) 1998-04-17 2000-12-19 Intelect Systems Corporation DSP interrupt control for handling multiple interrupts
US6496880B1 (en) * 1999-08-26 2002-12-17 Agere Systems Inc. Shared I/O ports for multi-core designs
US6615890B1 (en) 2000-06-09 2003-09-09 Venture Tape Corp. Tape applicator for glazing applications
US7089344B1 (en) * 2000-06-09 2006-08-08 Motorola, Inc. Integrated processor platform supporting wireless handheld multi-media devices
JP2002032355A (ja) * 2000-07-17 2002-01-31 Fujitsu Ltd マイクロコンピュータ
JP2002132745A (ja) * 2000-10-27 2002-05-10 Matsushita Electric Ind Co Ltd ディジタル信号処理装置
US6907480B2 (en) * 2001-07-11 2005-06-14 Seiko Epson Corporation Data processing apparatus and data input/output apparatus and data input/output method
JP3776058B2 (ja) * 2002-05-30 2006-05-17 Ｎｅｃエレクトロニクス株式会社 システムｌｓｉ、システムｌｓｉの設計方法、及び、記録媒体
CN100517294C (zh) * 2006-07-14 2009-07-22 中兴通讯股份有限公司 一种基于共享存储器的双cpu通信方法
TWI358635B (en) * 2008-02-26 2012-02-21 Mstar Semiconductor Inc Power managing method for a multi-microprocessor s
US8356130B2 (en) * 2009-08-14 2013-01-15 Advanced Micro Devices, Inc. Mechanism for recording undeliverable user-level interrupts
CN102024170A (zh) * 2009-09-17 2011-04-20 阿丹电子企业股份有限公司 单向主动式电子标签及其参数设定方法
US9021284B2 (en) * 2011-09-08 2015-04-28 Infineon Technologies Ag Standby operation with additional micro-controller
JP5978873B2 (ja) * 2012-09-12 2016-08-24 株式会社デンソー 電子制御装置
US9405575B2 (en) * 2013-09-09 2016-08-02 Apple Inc. Use of multi-thread hardware for efficient sampling
US10002102B2 (en) * 2015-03-13 2018-06-19 Microchip Technology Incorporated Low-pin microcontroller device with multiple independent microcontrollers
US10120815B2 (en) * 2015-06-18 2018-11-06 Microchip Technology Incorporated Configurable mailbox data buffer apparatus

Similar Documents

Publication Publication Date Title
JP2018512662A5 (enExample)
JP7599514B2 (ja) 集積回路パッケージへのプログラマブルデバイスおよび処理システムの集積
JP2013235576A5 (enExample)
CN107430565B (zh) 具有多个独立微控制器的低接脚微控制器装置
CN103078747B (zh) PCIe交换机及其工作方法
CN107430564B (zh) 具有多个独立微控制器的微控制器装置
JP6321053B2 (ja) ハードウェアベースのデバイス間リソース共有が可能なデバイス
US10346345B2 (en) Core mapping
US10042808B1 (en) Modeling SPI flash memory commands in hardware
JP2015022553A5 (enExample)
CN106415524B (zh) 用于为多处理器核心装置指派装置引脚功能的装置及方法
JP2019057162A5 (enExample)
WO2017112318A1 (en) Techniques to achieve ordering among storage device transactions
JP2014132490A5 (enExample)
CN107870779B (zh) 调度方法与装置
EP3118696A1 (en) Programmable controller system
JP5994690B2 (ja) 情報処理装置、プログラムおよび記憶領域獲得方法
JP2018502392A (ja) レジスタを備えている複数のスレーブデバイスにネットワークを介してマスタデバイスがアクセスするための方法
CN105760317B (zh) 数据写系统和用于核心处理器的数据写方法
JP2016114968A (ja) 半導体集積回路及びそれを用いたデータ転送方法
WO2014193592A3 (en) High performance system topology for nand memory systems
JP6467636B2 (ja) メモリカード
TW201616364A (zh) 資料管理系統、計算機、資料管理方法及程式產品
JP2013134593A (ja) Ｌｓｉ装置
Hanawa et al. Towards unification of accelerated computing and interconnection for extreme-scale computing