JP2015520434A5 - - Google Patents

Download PDF

Info

Publication number
JP2015520434A5
JP2015520434A5 JP2015503586A JP2015503586A JP2015520434A5 JP 2015520434 A5 JP2015520434 A5 JP 2015520434A5 JP 2015503586 A JP2015503586 A JP 2015503586A JP 2015503586 A JP2015503586 A JP 2015503586A JP 2015520434 A5 JP2015520434 A5 JP 2015520434A5
Authority
JP
Japan
Prior art keywords
pulse
generation circuit
pulse clock
voltage domain
clock generation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2015503586A
Other languages
English (en)
Japanese (ja)
Other versions
JP6242852B2 (ja
JP2015520434A (ja
Filing date
Publication date
Priority claimed from US13/433,891 external-priority patent/US8638153B2/en
Application filed filed Critical
Publication of JP2015520434A publication Critical patent/JP2015520434A/ja
Publication of JP2015520434A5 publication Critical patent/JP2015520434A5/ja
Application granted granted Critical
Publication of JP6242852B2 publication Critical patent/JP6242852B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2015503586A 2012-03-29 2013-03-28 内蔵型レベルシフタならびにプログラム可能立上りエッジおよびパルス幅を有するパルスクロック生成論理 Expired - Fee Related JP6242852B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/433,891 2012-03-29
US13/433,891 US8638153B2 (en) 2012-03-29 2012-03-29 Pulse clock generation logic with built-in level shifter and programmable rising edge and pulse width
PCT/US2013/034414 WO2013149040A1 (en) 2012-03-29 2013-03-28 A pulse clock generation logic with built-in level shifter and programmable rising edge and pulse width

Publications (3)

Publication Number Publication Date
JP2015520434A JP2015520434A (ja) 2015-07-16
JP2015520434A5 true JP2015520434A5 (enExample) 2016-04-28
JP6242852B2 JP6242852B2 (ja) 2017-12-06

Family

ID=48083683

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015503586A Expired - Fee Related JP6242852B2 (ja) 2012-03-29 2013-03-28 内蔵型レベルシフタならびにプログラム可能立上りエッジおよびパルス幅を有するパルスクロック生成論理

Country Status (6)

Country Link
US (1) US8638153B2 (enExample)
EP (1) EP2831694B1 (enExample)
JP (1) JP6242852B2 (enExample)
KR (1) KR20140139595A (enExample)
CN (1) CN104204992B (enExample)
WO (1) WO2013149040A1 (enExample)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BR122016006764B1 (pt) 2013-03-15 2022-02-01 Intel Corporation Aparelhos e métodos de memória
CN104680991B (zh) * 2015-03-03 2017-03-08 深圳市华星光电技术有限公司 用于goa架构液晶面板的电平移位电路及电平移位方法
KR102295058B1 (ko) 2015-08-19 2021-08-31 삼성전자주식회사 반도체 메모리 시스템 및 반도체 메모리 장치 및 반도체 메모리 장치의 동작방법
US9564901B1 (en) 2015-12-17 2017-02-07 Apple Inc. Self-timed dynamic level shifter with falling edge generator
CN106940423B (zh) * 2016-01-05 2023-02-24 华润微集成电路(无锡)有限公司 多功能芯片内置的测试电路
US9607674B1 (en) * 2016-01-06 2017-03-28 Qualcomm Incorporated Pulse latch reset tracking at high differential voltage
US10163508B2 (en) 2016-02-26 2018-12-25 Intel Corporation Supporting multiple memory types in a memory slot
US10615796B2 (en) * 2016-07-29 2020-04-07 Qualcomm Incorporated Level shifter
US10163474B2 (en) * 2016-09-22 2018-12-25 Qualcomm Incorporated Apparatus and method of clock shaping for memory
US9990984B1 (en) 2016-12-06 2018-06-05 Qualcomm Incorporated Pulse-stretcher clock generator circuit for high speed memory subsystems
CN106941347B (zh) * 2017-03-17 2019-08-06 中国电子科技集团公司第二十四研究所 占空比调节装置及方法
US10389335B1 (en) 2018-05-04 2019-08-20 Apple Inc. Clock pulse generation circuit
US10790826B1 (en) * 2019-05-19 2020-09-29 Novatek Microelectronics Corp. Level shifter with low power consumption
US11972834B2 (en) * 2019-11-11 2024-04-30 Qualcomm Incorporated Low power and robust level-shifting pulse latch for dual-power memories
CN114006605B (zh) * 2021-12-31 2022-05-10 峰岹科技(深圳)股份有限公司 单边沿延时电路
US12340864B2 (en) * 2022-02-11 2025-06-24 Synopsys, Inc. Interface level-shifter dual-rail memory architecture
CN118538263A (zh) * 2024-07-25 2024-08-23 中科亿海微电子科技（苏州）有限公司 一种对fpga bram读写冲突的时序控制方法及电路

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5027323A (en) 1988-01-14 1991-06-25 Hitachi, Ltd. Write pulse signal generating circuit for a semiconductor memory device
US6072348A (en) * 1997-07-09 2000-06-06 Xilinx, Inc. Programmable power reduction in a clock-distribution circuit
US5929684A (en) * 1998-03-06 1999-07-27 Siemens Aktiengesellschaft Feedback pulse generators
JP2003030991A (ja) * 2001-07-12 2003-01-31 Sanyo Electric Co Ltd メモリ
CN2544466Y (zh) * 2002-01-25 2003-04-09 威盛电子股份有限公司 无突波干扰的时钟脉冲输出电路
US6975154B1 (en) * 2003-04-29 2005-12-13 Altera Corporation Reduced power consumption clock network
JP4173887B2 (ja) * 2003-08-13 2008-10-29 富士通株式会社 パルス生成回路
US6850460B1 (en) 2004-05-12 2005-02-01 International Business Machines Corporation High performance programmable array local clock generator
US7180353B2 (en) 2005-02-03 2007-02-20 Mediatek Incorporation Apparatus and method for low power clock distribution
US7609583B2 (en) 2007-11-12 2009-10-27 Micron Technology, Inc. Selective edge phase mixing
US7876631B2 (en) * 2008-12-17 2011-01-25 Qualcomm Incorporated Self-tuning of signal path delay in circuit employing multiple voltage domains
US8102720B2 (en) 2009-02-02 2012-01-24 Qualcomm Incorporated System and method of pulse generation
CN101847991B (zh) * 2009-03-27 2012-01-11 台湾积体电路制造股份有限公司 时钟脉冲产生器、存储器电路及产生内部时钟脉冲信号的方法

Similar Documents

Publication Publication Date Title
JP2015520434A5 (enExample)
JP6242852B2 (ja) 内蔵型レベルシフタならびにプログラム可能立上りエッジおよびパルス幅を有するパルスクロック生成論理
US9013935B2 (en) Data input circuits
JP2013118033A5 (enExample)
US9892770B2 (en) Methods and apparatuses for command shifter reduction
JP2012142562A5 (ja) 半導体装置
JP2010044850A5 (enExample)
US8000157B2 (en) RAM macro and timing generating circuit thereof
JP2010238347A (ja) パイプラッチ回路及びこれを用いた半導体メモリ装置
WO2008094968A3 (en) Clock circuitry for ddr-sdram memory controller
JP2013065391A5 (enExample)
WO2013109680A1 (en) Mimicking multi-voltage domain wordline decoding logic for a memory array
KR20120045485A (ko) 반도체 메모리 장치의
US9362899B2 (en) Clock regenerator
EP2672486A3 (en) Clocked memory with word line activation during a first portion of the clock cycle
KR20130059911A (ko) 파이프 래치 제어회로 및 이를 활용한 반도체 집적회로
JP2016082587A5 (ja) 半導体装置
JP2007102936A (ja) 半導体記憶装置
KR102058666B1 (ko) 펄스 신호 생성 회로 및 그의 동작 방법
KR101253443B1 (ko) 반도체 메모리 장치 및 그 동작 방법
JP2007305288A5 (enExample)
RU2016107382A (ru) Полупроводниковое запоминающее устройство
US20150035575A1 (en) Data output circuits
KR20160133073A (ko) 초기화 동작을 수행하는 반도체장치 및 반도체시스템
KR20130073234A (ko) 반도체 장치