JP2013197531A - 半導体装置およびその製造方法 - Google Patents

半導体装置およびその製造方法 Download PDF

Info

Publication number
JP2013197531A
JP2013197531A JP2012066194A JP2012066194A JP2013197531A JP 2013197531 A JP2013197531 A JP 2013197531A JP 2012066194 A JP2012066194 A JP 2012066194A JP 2012066194 A JP2012066194 A JP 2012066194A JP 2013197531 A JP2013197531 A JP 2013197531A
Authority
JP
Japan
Prior art keywords
resin
semiconductor chip
semiconductor device
protective resin
bonding wire
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2012066194A
Other languages
English (en)
Japanese (ja)
Other versions
JP2013197531A5 (enExample
Inventor
Takayuki Mihara
敬之 三原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP2012066194A priority Critical patent/JP2013197531A/ja
Publication of JP2013197531A publication Critical patent/JP2013197531A/ja
Publication of JP2013197531A5 publication Critical patent/JP2013197531A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48717Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48724Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852Applying energy for connecting
    • H01L2224/85201Compression bonding
    • H01L2224/85203Thermocompression bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85909Post-treatment of the connector or wire bonding area
    • H01L2224/8592Applying permanent coating, e.g. protective coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Wire Bonding (AREA)
JP2012066194A 2012-03-22 2012-03-22 半導体装置およびその製造方法 Pending JP2013197531A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2012066194A JP2013197531A (ja) 2012-03-22 2012-03-22 半導体装置およびその製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2012066194A JP2013197531A (ja) 2012-03-22 2012-03-22 半導体装置およびその製造方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2016165026A Division JP2016195292A (ja) 2016-08-25 2016-08-25 半導体装置およびその製造方法

Publications (2)

Publication Number Publication Date
JP2013197531A true JP2013197531A (ja) 2013-09-30
JP2013197531A5 JP2013197531A5 (enExample) 2014-08-28

Family

ID=49396066

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012066194A Pending JP2013197531A (ja) 2012-03-22 2012-03-22 半導体装置およびその製造方法

Country Status (1)

Country Link
JP (1) JP2013197531A (enExample)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20140145403A (ko) * 2013-06-13 2014-12-23 엘지이노텍 주식회사 발광 소자 및 이를 구비한 조명 시스템
EP3163610A1 (en) * 2015-11-02 2017-05-03 MediaTek Inc. Semiconductor package with coated bonding wires
CN107403782A (zh) * 2016-05-20 2017-11-28 英飞凌科技股份有限公司 芯片封装体、形成芯片封装体的方法和形成电接触结构的方法
FR3058260A1 (fr) * 2016-11-03 2018-05-04 Stmicroelectronics (Grenoble 2) Sas Procede de realisation d'une connexion electrique entre une puce electronique et une plaque de support et dispositif electronique
JP2019009171A (ja) * 2017-06-21 2019-01-17 スタンレー電気株式会社 半導体装置
US10224306B2 (en) 2016-11-03 2019-03-05 Stmicroelectronics (Grenoble 2) Sas Method for forming an electrical connection between an electronic chip and a carrier substrate and electronic device
US10847488B2 (en) 2015-11-02 2020-11-24 Mediatek Inc. Semiconductor package having multi-tier bonding wires and components directly mounted on the multi-tier bonding wires
CN112292766A (zh) * 2018-06-04 2021-01-29 雷莱昂等离子有限责任公司 具有电陶瓷部件的装置

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61111569A (ja) * 1984-11-06 1986-05-29 Shin Etsu Chem Co Ltd 樹脂封止半導体装置
JPS61268464A (ja) * 1985-05-23 1986-11-27 Kyocera Corp サ−マルプリントヘツド
JPS6224650A (ja) * 1985-07-24 1987-02-02 Hitachi Vlsi Eng Corp 半導体装置
JPS6297360A (ja) * 1985-10-24 1987-05-06 Mitsubishi Metal Corp 半導体装置のボンデイングワイヤ用表面被覆高純度銅極細線
JPH0582678A (ja) * 1991-09-24 1993-04-02 Sanyo Electric Co Ltd 混成集積回路
JP2001226565A (ja) * 2000-12-25 2001-08-21 Nitto Denko Corp 半導体装置
JP2003092379A (ja) * 2001-09-18 2003-03-28 Hitachi Ltd 半導体装置
JP2003261576A (ja) * 2002-03-08 2003-09-19 Shin Etsu Chem Co Ltd 有機ケイ素化合物の精製方法及び硬化性シリコーン組成物
JP2004064033A (ja) * 2001-10-23 2004-02-26 Sumitomo Electric Wintec Inc ボンディングワイヤー
JP2006241411A (ja) * 2005-03-07 2006-09-14 Nitto Denko Corp 半導体封止用エポキシ樹脂組成物およびその製法ならびにそれを用いた半導体装置
JP2009263601A (ja) * 2008-04-30 2009-11-12 Hitachi Chem Co Ltd 封止用エポキシ樹脂成形材料及び電子部品装置
JP2010157695A (ja) * 2008-12-29 2010-07-15 Jin Imu Myun チップパッケージ化における保護薄膜コーティング
WO2010147187A1 (ja) * 2009-06-18 2010-12-23 ローム株式会社 半導体装置
WO2011070739A1 (ja) * 2009-12-07 2011-06-16 住友ベークライト株式会社 半導体封止用エポキシ樹脂組成物、その硬化体及び半導体装置

Patent Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61111569A (ja) * 1984-11-06 1986-05-29 Shin Etsu Chem Co Ltd 樹脂封止半導体装置
JPS61268464A (ja) * 1985-05-23 1986-11-27 Kyocera Corp サ−マルプリントヘツド
JPS6224650A (ja) * 1985-07-24 1987-02-02 Hitachi Vlsi Eng Corp 半導体装置
JPS6297360A (ja) * 1985-10-24 1987-05-06 Mitsubishi Metal Corp 半導体装置のボンデイングワイヤ用表面被覆高純度銅極細線
JPH0582678A (ja) * 1991-09-24 1993-04-02 Sanyo Electric Co Ltd 混成集積回路
JP2001226565A (ja) * 2000-12-25 2001-08-21 Nitto Denko Corp 半導体装置
JP2003092379A (ja) * 2001-09-18 2003-03-28 Hitachi Ltd 半導体装置
JP2004064033A (ja) * 2001-10-23 2004-02-26 Sumitomo Electric Wintec Inc ボンディングワイヤー
JP2003261576A (ja) * 2002-03-08 2003-09-19 Shin Etsu Chem Co Ltd 有機ケイ素化合物の精製方法及び硬化性シリコーン組成物
JP2006241411A (ja) * 2005-03-07 2006-09-14 Nitto Denko Corp 半導体封止用エポキシ樹脂組成物およびその製法ならびにそれを用いた半導体装置
JP2009263601A (ja) * 2008-04-30 2009-11-12 Hitachi Chem Co Ltd 封止用エポキシ樹脂成形材料及び電子部品装置
JP2010157695A (ja) * 2008-12-29 2010-07-15 Jin Imu Myun チップパッケージ化における保護薄膜コーティング
WO2010147187A1 (ja) * 2009-06-18 2010-12-23 ローム株式会社 半導体装置
WO2011070739A1 (ja) * 2009-12-07 2011-06-16 住友ベークライト株式会社 半導体封止用エポキシ樹脂組成物、その硬化体及び半導体装置

Cited By (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20140145403A (ko) * 2013-06-13 2014-12-23 엘지이노텍 주식회사 발광 소자 및 이를 구비한 조명 시스템
KR102063508B1 (ko) 2013-06-13 2020-01-08 엘지이노텍 주식회사 발광 소자 및 이를 구비한 조명 시스템
EP3163610A1 (en) * 2015-11-02 2017-05-03 MediaTek Inc. Semiconductor package with coated bonding wires
CN106941098A (zh) * 2015-11-02 2017-07-11 联发科技股份有限公司 半导体封装及其制造方法
US11257780B2 (en) 2015-11-02 2022-02-22 Mediatek Inc. Semiconductor package having multi-tier bonding wires and components directly mounted on the multi-tier bonding wires
US10847488B2 (en) 2015-11-02 2020-11-24 Mediatek Inc. Semiconductor package having multi-tier bonding wires and components directly mounted on the multi-tier bonding wires
US10037936B2 (en) 2015-11-02 2018-07-31 Mediatek Inc. Semiconductor package with coated bonding wires and fabrication method thereof
US10461056B2 (en) 2016-05-20 2019-10-29 Infineon Technologies Ag Chip package and method of forming a chip package with a metal contact structure and protective layer, and method of forming an electrical contact
CN107403782A (zh) * 2016-05-20 2017-11-28 英飞凌科技股份有限公司 芯片封装体、形成芯片封装体的方法和形成电接触结构的方法
CN107403782B (zh) * 2016-05-20 2020-05-19 英飞凌科技股份有限公司 芯片封装体
EP3319115A1 (fr) * 2016-11-03 2018-05-09 STMicroelectronics (Grenoble 2) SAS Procédé de réalisation d'une connexion électrique entre une puce électronique et une plaque de support et dispositif électronique
US10224306B2 (en) 2016-11-03 2019-03-05 Stmicroelectronics (Grenoble 2) Sas Method for forming an electrical connection between an electronic chip and a carrier substrate and electronic device
US10643970B2 (en) 2016-11-03 2020-05-05 Stmicroelectronics (Grenoble 2) Sas Method for forming an electrical connection between an electronic chip and a carrier substrate and electronic device
CN108022908A (zh) * 2016-11-03 2018-05-11 意法半导体(格勒诺布尔2)公司 用于形成电连接的方法和电子器件
FR3058260A1 (fr) * 2016-11-03 2018-05-04 Stmicroelectronics (Grenoble 2) Sas Procede de realisation d'une connexion electrique entre une puce electronique et une plaque de support et dispositif electronique
US11557566B2 (en) 2016-11-03 2023-01-17 Stmicroelectronics (Grenoble 2) Sas Method for forming an electrical connection between an electronic chip and a carrier substrate and electronic device
US12170262B2 (en) 2016-11-03 2024-12-17 Stmicroelectronics (Grenoble 2) Sas Method for forming an electrical connection between an electronic chip and a carrier substrate and electronic device
JP2019009171A (ja) * 2017-06-21 2019-01-17 スタンレー電気株式会社 半導体装置
JP7096649B2 (ja) 2017-06-21 2022-07-06 スタンレー電気株式会社 半導体装置
CN112292766A (zh) * 2018-06-04 2021-01-29 雷莱昂等离子有限责任公司 具有电陶瓷部件的装置
JP2021526731A (ja) * 2018-06-04 2021-10-07 レリオン プラズマ ゲーエムベーハー エレクトロセラミック部材を有する装置
JP7402825B2 (ja) 2018-06-04 2023-12-21 レリオン プラズマ ゲーエムベーハー エレクトロセラミック部材を有する装置
US12102009B2 (en) 2018-06-04 2024-09-24 Relyon Plasma Gmbh Device having an electro-ceramic component

Similar Documents

Publication Publication Date Title
JP2013197531A (ja) 半導体装置およびその製造方法
US12300582B2 (en) Method of forming a packaged semiconductor device having enhanced wettable flank and structure
JP2013197531A5 (enExample)
JP3602453B2 (ja) 半導体装置
US20090108445A1 (en) Substrate structure and semiconductor package using the same
US9478517B2 (en) Electronic device package structure and method of fabricating the same
US20120119358A1 (en) Semicondiuctor package substrate and method for manufacturing the same
CN101416311A (zh) 无夹片和无引线半导体管芯封装及其制造方法
CN101388375A (zh) 半导体器件及其制造方法
JP2016195292A (ja) 半導体装置およびその製造方法
JP6109078B2 (ja) リードクラックが強化された電子素子用テープ
US7329944B2 (en) Leadframe for semiconductor device
JP2006237151A (ja) 配線基板および半導体装置
CN102651353B (zh) 半导体装置及其制造方法
CN103165558B (zh) 封装结构及其制造方法
JP3964319B2 (ja) 半導体装置
CN101740399A (zh) 一种在封装件中的金属导线上部分覆盖绝缘层的方法
US6420210B2 (en) Semiconductor device and method for manufacturing the same
JP2005217082A (ja) 半導体実装体
JP2775262B2 (ja) 電子部品搭載用基板及び電子部品搭載装置
JP4844735B2 (ja) 半導体装置の製造方法
US9123699B1 (en) Formation of package pins in semiconductor packaging
KR100585585B1 (ko) 반도체 패키지
WO2024203243A1 (ja) 電子部品及びその製造方法
JP4668729B2 (ja) 半導体装置の製造方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20140710

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20140710

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20150624

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20150707

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150902

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20160209

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20160823