JP2012155641A5 - - Google Patents

Download PDF

Info

Publication number
JP2012155641A5
JP2012155641A5 JP2011016002A JP2011016002A JP2012155641A5 JP 2012155641 A5 JP2012155641 A5 JP 2012155641A5 JP 2011016002 A JP2011016002 A JP 2011016002A JP 2011016002 A JP2011016002 A JP 2011016002A JP 2012155641 A5 JP2012155641 A5 JP 2012155641A5
Authority
JP
Japan
Prior art keywords
command
chip
output circuit
command signal
controlled
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2011016002A
Other languages
English (en)
Japanese (ja)
Other versions
JP2012155641A (ja
JP5710992B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2011016002A priority Critical patent/JP5710992B2/ja
Priority claimed from JP2011016002A external-priority patent/JP5710992B2/ja
Priority to US13/358,448 priority patent/US9378775B2/en
Publication of JP2012155641A publication Critical patent/JP2012155641A/ja
Publication of JP2012155641A5 publication Critical patent/JP2012155641A5/ja
Application granted granted Critical
Publication of JP5710992B2 publication Critical patent/JP5710992B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2011016002A 2011-01-28 2011-01-28 半導体装置 Expired - Fee Related JP5710992B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2011016002A JP5710992B2 (ja) 2011-01-28 2011-01-28 半導体装置
US13/358,448 US9378775B2 (en) 2011-01-28 2012-01-25 Semiconductor device including plural chips stacked to each other

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2011016002A JP5710992B2 (ja) 2011-01-28 2011-01-28 半導体装置

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2015043137A Division JP2015127989A (ja) 2015-03-05 2015-03-05 半導体装置

Publications (3)

Publication Number Publication Date
JP2012155641A JP2012155641A (ja) 2012-08-16
JP2012155641A5 true JP2012155641A5 (enExample) 2014-03-06
JP5710992B2 JP5710992B2 (ja) 2015-04-30

Family

ID=46577232

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2011016002A Expired - Fee Related JP5710992B2 (ja) 2011-01-28 2011-01-28 半導体装置

Country Status (2)

Country Link
US (1) US9378775B2 (enExample)
JP (1) JP5710992B2 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013206255A (ja) * 2012-03-29 2013-10-07 Elpida Memory Inc 半導体装置及びその動作タイミング調整方法
KR20150046245A (ko) * 2012-08-22 2015-04-29 피에스5 뤽스코 에스.에이.알.엘. 멀티워드 상태를 방지하는 반도체 장치
KR20140108938A (ko) * 2013-03-04 2014-09-15 삼성전자주식회사 반도체 메모리를 액세스하는 액세스 방법 및 반도체 회로
US9865550B2 (en) * 2013-11-21 2018-01-09 Taiwan Semiconductor Manufacturing Company, Ltd. Pattern generator having stacked chips
US9455189B1 (en) 2015-06-14 2016-09-27 Darryl G. Walker Package including a plurality of stacked semiconductor devices including a capacitance enhanced through via and method of manufacture
US10163469B2 (en) * 2016-11-30 2018-12-25 Micron Technology, Inc. System and method for write data bus control in a stacked memory device
US11049543B2 (en) * 2019-09-03 2021-06-29 Micron Technology, Inc. Apparatuses and methods for deactivating a delay locked loop update in semiconductor devices
JP7282329B2 (ja) * 2019-10-04 2023-05-29 本田技研工業株式会社 半導体装置

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4419049B2 (ja) * 2003-04-21 2010-02-24 エルピーダメモリ株式会社 メモリモジュール及びメモリシステム
JP4272968B2 (ja) * 2003-10-16 2009-06-03 エルピーダメモリ株式会社 半導体装置および半導体チップ制御方法
JP4309368B2 (ja) * 2005-03-30 2009-08-05 エルピーダメモリ株式会社 半導体記憶装置
US8619452B2 (en) * 2005-09-02 2013-12-31 Google Inc. Methods and apparatus of stacking DRAMs
JP4790386B2 (ja) * 2005-11-18 2011-10-12 エルピーダメモリ株式会社 積層メモリ
JP4708176B2 (ja) 2005-12-08 2011-06-22 エルピーダメモリ株式会社 半導体装置
US7633785B2 (en) * 2007-07-10 2009-12-15 Samsung Electronics Co., Ltd. Semiconductor memory device and method of generating chip enable signal thereof
KR101393311B1 (ko) * 2008-03-19 2014-05-12 삼성전자주식회사 프로세스 변화량을 보상하는 멀티 칩 패키지 메모리
KR100968461B1 (ko) 2008-12-08 2010-07-07 주식회사 하이닉스반도체 메모리 모듈 및 데이터 입출력 시스템
JP5586915B2 (ja) * 2009-10-09 2014-09-10 ピーエスフォー ルクスコ エスエイアールエル 半導体記憶装置及びこれを備える情報処理システム
JP2011123955A (ja) * 2009-12-11 2011-06-23 Elpida Memory Inc 半導体システム

Similar Documents

Publication Publication Date Title
JP2012155641A5 (enExample)
RU2016107392A (ru) Полупроводниковое запоминающее устройство
KR102299380B1 (ko) 반도체 장치 및 그의 구동방법
JP2010146690A5 (enExample)
JP2011171723A5 (ja) 信号処理回路
JP2016054282A5 (enExample)
WO2017111798A8 (en) High retention time memory element with dual gate devices
JP2012134961A5 (ja) 回路
IL188341A0 (en) Non-dram indicator and method of accessing data not stored in dram array
ATE438915T1 (de) Tragbare datenspeichereinrichtung mit einer speicheradressen-abbildungstabelle
WO2010080342A3 (en) Pseudo dual-ported sram
BRPI1013772A2 (pt) "junção de túnel magnético (mtj) e métodos, e memória de acesso aleatório magnética (mram) empregando os mesmos."
WO2015048341A3 (en) Appliction specific integrated circuit with column-row-parallel architecture for ultrasonic imaging
JP2012256858A5 (ja) 半導体装置
WO2011081743A3 (en) Virtualization of chip enables
WO2012105083A3 (en) Memory system capable of controlling wireless communication function
WO2013106032A3 (en) Systems and methods for using memory commands
JP2013229013A5 (enExample)
WO2012040685A3 (en) Fast exit from dram self-refresh
JP2016537720A5 (enExample)
JP2011018427A5 (enExample)
JP2014049891A5 (enExample)
JP2013254945A5 (enExample)
JP2006172702A5 (enExample)
EP2575137A3 (en) Semiconductor device