JP2011114057A - 半導体記憶装置 - Google Patents
半導体記憶装置 Download PDFInfo
- Publication number
- JP2011114057A JP2011114057A JP2009267236A JP2009267236A JP2011114057A JP 2011114057 A JP2011114057 A JP 2011114057A JP 2009267236 A JP2009267236 A JP 2009267236A JP 2009267236 A JP2009267236 A JP 2009267236A JP 2011114057 A JP2011114057 A JP 2011114057A
- Authority
- JP
- Japan
- Prior art keywords
- floating gate
- insulating film
- film
- gate
- tunnel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 35
- 239000000758 substrate Substances 0.000 claims abstract description 47
- 239000002184 metal Substances 0.000 claims abstract description 42
- 230000000903 blocking effect Effects 0.000 claims abstract description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 88
- 229920005591 polysilicon Polymers 0.000 claims description 86
- 230000006870 function Effects 0.000 claims description 76
- 239000007769 metal material Substances 0.000 claims description 46
- 230000014759 maintenance of location Effects 0.000 abstract description 33
- 230000005641 tunneling Effects 0.000 abstract description 11
- 239000010410 layer Substances 0.000 description 188
- 239000000463 material Substances 0.000 description 41
- 230000004048 modification Effects 0.000 description 35
- 238000012986 modification Methods 0.000 description 35
- 238000002955 isolation Methods 0.000 description 27
- 230000005684 electric field Effects 0.000 description 18
- 230000000694 effects Effects 0.000 description 15
- 238000004519 manufacturing process Methods 0.000 description 13
- 238000000034 method Methods 0.000 description 11
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 10
- 238000010586 diagram Methods 0.000 description 10
- 229910052814 silicon oxide Inorganic materials 0.000 description 10
- 230000008901 benefit Effects 0.000 description 9
- 238000005530 etching Methods 0.000 description 9
- 230000008878 coupling Effects 0.000 description 8
- 238000010168 coupling process Methods 0.000 description 8
- 238000005859 coupling reaction Methods 0.000 description 8
- 229910052710 silicon Inorganic materials 0.000 description 8
- 239000010703 silicon Substances 0.000 description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 7
- 239000011229 interlayer Substances 0.000 description 5
- 101000648265 Homo sapiens Thymocyte selection-associated high mobility group box protein TOX Proteins 0.000 description 4
- 102100028788 Thymocyte selection-associated high mobility group box protein TOX Human genes 0.000 description 4
- 230000005540 biological transmission Effects 0.000 description 4
- 230000007547 defect Effects 0.000 description 4
- 238000009792 diffusion process Methods 0.000 description 4
- 238000001459 lithography Methods 0.000 description 4
- 229910019001 CoSi Inorganic materials 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 238000003860 storage Methods 0.000 description 3
- 229910005883 NiSi Inorganic materials 0.000 description 2
- 239000000969 carrier Substances 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 238000005137 deposition process Methods 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 239000012528 membrane Substances 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 101000679555 Homo sapiens TOX high mobility group box family member 2 Proteins 0.000 description 1
- 102100022611 TOX high mobility group box family member 2 Human genes 0.000 description 1
- 238000009825 accumulation Methods 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 230000007935 neutral effect Effects 0.000 description 1
- 238000005036 potential barrier Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
- H01L29/7883—Programmable transistors with only two possible levels of programmation charging by tunnelling of carriers, e.g. Fowler-Nordheim tunnelling
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
- G11C16/0441—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing multiple floating gate devices, e.g. separate read-and-write FAMOS transistors with connected floating gates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42324—Gate electrodes for transistors with a floating gate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/10—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the top-view layout
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
- H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Abstract
【解決手段】半導体記憶装置は、基板101と、基板上に形成され、FNトンネル膜として機能する第1のゲート絶縁膜111と、第1のゲート絶縁膜上に形成された第1の浮遊ゲート112と、第1の浮遊ゲート上に形成され、FNトンネル膜として機能する第2のゲート絶縁膜113と、第2のゲート絶縁膜上に形成された第2の浮遊ゲート114と、第2の浮遊ゲート上に形成されており、電荷ブロック膜として機能するゲート間絶縁膜115と、ゲート間絶縁膜上に形成された制御ゲート116とを備え、第1及び第2の浮遊ゲートの少なくともいずれかは、メタル層を含んでいる。
【選択図】図2
Description
図1は、第1実施形態の半導体記憶装置の構成を概略的に示す平面図である。図1の半導体記憶装置は、NAND型フラッシュメモリとなっている。
第2実施形態については、第1実施形態と同様、図2を参照して説明する。
第3実施形態については、第1及び第2実施形態と同様、図2を参照して説明する。
図8は、第4実施形態の半導体記憶装置の構成を示す側方断面図である。
第5実施形態については、図2を参照して説明する。
第6実施形態については、図2を参照して説明する。
第7実施形態については、図2を参照して説明する。
図2を参照して、第8実施形態の第1から第3の例について説明する。
111 第1のトンネル絶縁膜
112 第1の浮遊ゲート
113 第2のトンネル絶縁膜
114 第2の浮遊ゲート
115 IPD膜
116 制御ゲート
121 素子分離絶縁膜
122 層間絶縁膜
131 ソースドレイン拡散層
211 第1絶縁膜
212 第1電極層
213 第2絶縁膜
214 第2電極層
215 第3絶縁膜
216 第3電極層
301 第1のマスク層
302 第2のマスク層
Claims (5)
- 基板と、
前記基板上に形成され、FN(Fowler-Nordheim)トンネル膜として機能する第1のゲート絶縁膜と、
前記第1のゲート絶縁膜上に形成された第1の浮遊ゲートと、
前記第1の浮遊ゲート上に形成され、FNトンネル膜として機能する第2のゲート絶縁膜と、
前記第2のゲート絶縁膜上に形成された第2の浮遊ゲートと、
前記第2の浮遊ゲート上に形成されており、電荷ブロック膜として機能するゲート間絶縁膜と、
前記ゲート間絶縁膜上に形成された制御ゲートとを備え、
前記第1及び第2の浮遊ゲートの少なくともいずれかは、メタル層を含んでいることを特徴とする半導体記憶装置。 - 前記第1の浮遊ゲートは、メタル材料で形成されており、前記第2の浮遊ゲートは、ポリシリコンで形成されていることを特徴とする請求項1に記載の半導体記憶装置。
- 前記第1の浮遊ゲートは、ポリシリコンで形成されており、前記第2の浮遊ゲートは、メタル材料で形成されていることを特徴とする請求項1に記載の半導体記憶装置。
- 前記第1の浮遊ゲートは、複数の層を含んでおり、
前記第1の浮遊ゲートの最上位層は、メタル材料で形成されていることを特徴とする請求項1に記載の半導体記憶装置。 - 前記第2の浮遊ゲートは、複数の層を含んでおり、
前記第2の浮遊ゲートの最下位層は、メタル材料で形成されていることを特徴とする請求項1に記載の半導体記憶装置。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009267236A JP5537130B2 (ja) | 2009-11-25 | 2009-11-25 | 半導体記憶装置 |
US12/719,193 US8354706B2 (en) | 2009-11-25 | 2010-03-08 | Semiconductor memory device |
KR1020100024200A KR20110058631A (ko) | 2009-11-25 | 2010-03-18 | 반도체 메모리 장치 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009267236A JP5537130B2 (ja) | 2009-11-25 | 2009-11-25 | 半導体記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2011114057A true JP2011114057A (ja) | 2011-06-09 |
JP5537130B2 JP5537130B2 (ja) | 2014-07-02 |
Family
ID=44061466
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2009267236A Expired - Fee Related JP5537130B2 (ja) | 2009-11-25 | 2009-11-25 | 半導体記憶装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US8354706B2 (ja) |
JP (1) | JP5537130B2 (ja) |
KR (1) | KR20110058631A (ja) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2013201254A (ja) * | 2012-03-23 | 2013-10-03 | Toshiba Corp | 半導体装置及びその製造方法 |
JP2014036048A (ja) * | 2012-08-07 | 2014-02-24 | Toshiba Corp | 半導体記憶装置およびその製造方法 |
JP2014063883A (ja) * | 2012-09-21 | 2014-04-10 | Toshiba Corp | 半導体記憶装置 |
US8803219B2 (en) | 2012-06-20 | 2014-08-12 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and method of manufacturing |
US9029933B2 (en) | 2012-09-11 | 2015-05-12 | Kabushiki Kaisha Toshiba | Non-volatile memory device and method for manufacturing same |
US9379200B2 (en) | 2013-12-13 | 2016-06-28 | Kabushiki Kaisha Toshiba | Memory with a silicide charge trapping layer |
WO2016139725A1 (ja) * | 2015-03-02 | 2016-09-09 | 株式会社 東芝 | 半導体記憶装置及びその製造方法 |
US10910401B2 (en) | 2019-03-15 | 2021-02-02 | Toshiba Memory Corporation | Semiconductor device and method of manufacturing the same |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5039116B2 (ja) * | 2009-11-24 | 2012-10-03 | 株式会社東芝 | 半導体記憶装置 |
US8575678B2 (en) * | 2011-01-13 | 2013-11-05 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor memory device with floating gate |
US9001564B2 (en) | 2011-06-29 | 2015-04-07 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and a method for driving the same |
JP2014049731A (ja) * | 2012-09-04 | 2014-03-17 | Toshiba Corp | 半導体装置 |
US9123822B2 (en) * | 2013-08-02 | 2015-09-01 | Silicon Storage Technology, Inc. | Split gate non-volatile flash memory cell having a silicon-metal floating gate and method of making same |
US9768270B2 (en) * | 2014-06-25 | 2017-09-19 | Sandisk Technologies Llc | Method of selectively depositing floating gate material in a memory device |
CN105514105B (zh) | 2014-09-26 | 2019-08-06 | 联华电子股份有限公司 | 集成电路与其形成方法 |
US11133226B2 (en) | 2018-10-22 | 2021-09-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | FUSI gated device formation |
CN110634875A (zh) * | 2019-09-24 | 2019-12-31 | 上海华力微电子有限公司 | 一种存储单元、nand闪存架构及其形成方法 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001024077A (ja) * | 1999-06-30 | 2001-01-26 | Hyundai Electronics Ind Co Ltd | フラッシュメモリセルの製造方法 |
JP2005536888A (ja) * | 2002-08-22 | 2005-12-02 | アトメル・コーポレイション | ナノ結晶電子デバイス |
JP2007134681A (ja) * | 2005-10-14 | 2007-05-31 | Toshiba Corp | 不揮発性半導体記憶装置 |
JP2008047704A (ja) * | 2006-08-16 | 2008-02-28 | Toshiba Corp | 不揮発性半導体メモリ |
JP2008311325A (ja) * | 2007-06-13 | 2008-12-25 | Toshiba Corp | 不揮発性半導体記憶素子及び不揮発性半導体記憶装置 |
JP2009076764A (ja) * | 2007-09-21 | 2009-04-09 | Toshiba Corp | 不揮発性半導体メモリおよびその書き込み方法ならびにその消去方法 |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5111430A (en) * | 1989-06-22 | 1992-05-05 | Nippon Telegraph And Telephone Corporation | Non-volatile memory with hot carriers transmitted to floating gate through control gate |
JPH0737996A (ja) * | 1993-07-26 | 1995-02-07 | Mitsubishi Electric Corp | メモリセルにトランジスタを用いない半導体記憶装置およびその製造方法 |
JP2000311956A (ja) * | 1999-04-27 | 2000-11-07 | Toshiba Corp | 不揮発性半導体記憶装置とその製造方法 |
US7087954B2 (en) * | 2001-08-30 | 2006-08-08 | Micron Technology, Inc. | In service programmable logic arrays with low tunnel barrier interpoly insulators |
US7154779B2 (en) * | 2004-01-21 | 2006-12-26 | Sandisk Corporation | Non-volatile memory cell using high-k material inter-gate programming |
KR100676204B1 (ko) | 2005-08-25 | 2007-01-30 | 삼성전자주식회사 | 이이피롬 셀 트랜지스터 |
JP4719035B2 (ja) | 2006-03-13 | 2011-07-06 | 株式会社東芝 | 不揮発性半導体メモリ装置及びその製造方法 |
JP2007250974A (ja) | 2006-03-17 | 2007-09-27 | Tokyo Institute Of Technology | 不揮発性半導体記憶装置 |
US8816422B2 (en) * | 2006-09-15 | 2014-08-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-trapping layer flash memory cell |
KR100885797B1 (ko) | 2007-03-15 | 2009-02-26 | 주식회사 하이닉스반도체 | 비휘발성 메모리 및 그의 소자의 제조 방법 |
EP2068351A1 (en) | 2007-12-03 | 2009-06-10 | INTERUNIVERSITAIR MICROELEKTRONICA CENTRUM vzw (IMEC) | Floating gate non-volatile memory device and method for manufacturing same |
-
2009
- 2009-11-25 JP JP2009267236A patent/JP5537130B2/ja not_active Expired - Fee Related
-
2010
- 2010-03-08 US US12/719,193 patent/US8354706B2/en active Active
- 2010-03-18 KR KR1020100024200A patent/KR20110058631A/ko not_active Application Discontinuation
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001024077A (ja) * | 1999-06-30 | 2001-01-26 | Hyundai Electronics Ind Co Ltd | フラッシュメモリセルの製造方法 |
JP2005536888A (ja) * | 2002-08-22 | 2005-12-02 | アトメル・コーポレイション | ナノ結晶電子デバイス |
JP2007134681A (ja) * | 2005-10-14 | 2007-05-31 | Toshiba Corp | 不揮発性半導体記憶装置 |
JP2008047704A (ja) * | 2006-08-16 | 2008-02-28 | Toshiba Corp | 不揮発性半導体メモリ |
JP2008311325A (ja) * | 2007-06-13 | 2008-12-25 | Toshiba Corp | 不揮発性半導体記憶素子及び不揮発性半導体記憶装置 |
JP2009076764A (ja) * | 2007-09-21 | 2009-04-09 | Toshiba Corp | 不揮発性半導体メモリおよびその書き込み方法ならびにその消去方法 |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2013201254A (ja) * | 2012-03-23 | 2013-10-03 | Toshiba Corp | 半導体装置及びその製造方法 |
US8803219B2 (en) | 2012-06-20 | 2014-08-12 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory device and method of manufacturing |
JP2014036048A (ja) * | 2012-08-07 | 2014-02-24 | Toshiba Corp | 半導体記憶装置およびその製造方法 |
US9029933B2 (en) | 2012-09-11 | 2015-05-12 | Kabushiki Kaisha Toshiba | Non-volatile memory device and method for manufacturing same |
JP2014063883A (ja) * | 2012-09-21 | 2014-04-10 | Toshiba Corp | 半導体記憶装置 |
US8901633B2 (en) | 2012-09-21 | 2014-12-02 | Kabushiki Kaisha Toshiba | Semiconductor storage device and method for manufacturing the same |
US9379200B2 (en) | 2013-12-13 | 2016-06-28 | Kabushiki Kaisha Toshiba | Memory with a silicide charge trapping layer |
WO2016139725A1 (ja) * | 2015-03-02 | 2016-09-09 | 株式会社 東芝 | 半導体記憶装置及びその製造方法 |
US11257832B2 (en) | 2015-03-02 | 2022-02-22 | Kioxia Corporation | Semiconductor memory device and method for manufacturing same |
US10910401B2 (en) | 2019-03-15 | 2021-02-02 | Toshiba Memory Corporation | Semiconductor device and method of manufacturing the same |
US11335699B2 (en) | 2019-03-15 | 2022-05-17 | Kioxia Corporation | Semiconductor device and method of manufacturing the same |
US11785774B2 (en) | 2019-03-15 | 2023-10-10 | Kioxia Corporation | Semiconductor device and method of manufacturing the same |
Also Published As
Publication number | Publication date |
---|---|
US8354706B2 (en) | 2013-01-15 |
US20110121381A1 (en) | 2011-05-26 |
KR20110058631A (ko) | 2011-06-01 |
JP5537130B2 (ja) | 2014-07-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5537130B2 (ja) | 半導体記憶装置 | |
JP5039116B2 (ja) | 半導体記憶装置 | |
KR100876851B1 (ko) | 적층된 박막 트랜지스터 비휘발성 메모리 소자 및 그것을제조하기 위한 방법 | |
US8149628B2 (en) | Operating method of non-volatile memory device | |
KR100924983B1 (ko) | 적층된 비휘발성 메모리 소자 및 그것을 제조하기 위한방법 | |
JP2007053171A (ja) | 不揮発性半導体メモリ装置 | |
JP2009152498A (ja) | 不揮発性半導体メモリ | |
JP2007258612A (ja) | 不揮発性半導体メモリ装置 | |
JP2006339599A (ja) | 半導体装置およびその製造方法 | |
JP2008016681A (ja) | 不揮発性半導体記憶装置 | |
JP2009289950A (ja) | 半導体記憶装置 | |
JP2011142246A (ja) | 半導体記憶装置 | |
JP5787855B2 (ja) | 半導体記憶装置 | |
JP5132330B2 (ja) | 不揮発性半導体記憶装置およびその製造方法 | |
JP2020013850A (ja) | 半導体装置およびその製造方法 | |
JP2010050285A (ja) | 半導体記憶装置 | |
JP2014007392A (ja) | 不揮発性半導体記憶装置 | |
JP2022079032A (ja) | 半導体装置 | |
JP5351274B2 (ja) | 不揮発性半導体記憶装置 | |
JP2022080348A (ja) | 半導体装置 | |
JP2011096772A (ja) | 半導体装置およびその製造方法 | |
JP2012044059A (ja) | 半導体記憶装置 | |
EP1870904B1 (en) | Operating method of non-volatile memory device | |
US8921924B2 (en) | Semiconductor memory device | |
JP2010109185A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20120221 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20131122 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20131203 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20140120 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20140328 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20140425 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 5537130 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
LAPS | Cancellation because of no payment of annual fees |