JP2010278104A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2010278104A5 JP2010278104A5 JP2009127377A JP2009127377A JP2010278104A5 JP 2010278104 A5 JP2010278104 A5 JP 2010278104A5 JP 2009127377 A JP2009127377 A JP 2009127377A JP 2009127377 A JP2009127377 A JP 2009127377A JP 2010278104 A5 JP2010278104 A5 JP 2010278104A5
- Authority
- JP
- Japan
- Prior art keywords
- wiring
- semiconductor device
- blocks
- semiconductor substrate
- pair
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims 24
- 239000000758 substrate Substances 0.000 claims 7
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009127377A JP5190414B2 (ja) | 2009-05-27 | 2009-05-27 | 半導体装置 |
| PCT/JP2009/007142 WO2010137098A1 (ja) | 2009-05-27 | 2009-12-22 | 半導体装置 |
| US13/289,683 US8710667B2 (en) | 2009-05-27 | 2011-11-04 | Semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009127377A JP5190414B2 (ja) | 2009-05-27 | 2009-05-27 | 半導体装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2010278104A JP2010278104A (ja) | 2010-12-09 |
| JP2010278104A5 true JP2010278104A5 (enExample) | 2011-07-21 |
| JP5190414B2 JP5190414B2 (ja) | 2013-04-24 |
Family
ID=43222242
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2009127377A Expired - Fee Related JP5190414B2 (ja) | 2009-05-27 | 2009-05-27 | 半導体装置 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US8710667B2 (enExample) |
| JP (1) | JP5190414B2 (enExample) |
| WO (1) | WO2010137098A1 (enExample) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102893397B (zh) * | 2011-05-17 | 2016-04-13 | 松下电器产业株式会社 | 三维集成电路、处理器、半导体芯片及三维集成电路的制造方法 |
| TWI475939B (zh) | 2013-10-15 | 2015-03-01 | Wistron Corp | 散熱式鏤空之形成方法及形成之散熱式鏤空結構 |
| JP2015207730A (ja) * | 2014-04-23 | 2015-11-19 | マイクロン テクノロジー, インク. | 半導体装置 |
| JP6295863B2 (ja) | 2014-07-16 | 2018-03-20 | 富士通株式会社 | 電子部品、電子装置及び電子装置の製造方法 |
| US9287208B1 (en) * | 2014-10-27 | 2016-03-15 | Intel Corporation | Architecture for on-die interconnect |
| CN113224047A (zh) * | 2020-01-21 | 2021-08-06 | 扬智科技股份有限公司 | 集成电路结构 |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6308307B1 (en) * | 1998-01-29 | 2001-10-23 | Texas Instruments Incorporated | Method for power routing and distribution in an integrated circuit with multiple interconnect layers |
| JP3692254B2 (ja) | 1999-03-25 | 2005-09-07 | 京セラ株式会社 | 多層配線基板 |
| US6483714B1 (en) | 1999-02-24 | 2002-11-19 | Kyocera Corporation | Multilayered wiring board |
| JP4460227B2 (ja) | 2003-03-10 | 2010-05-12 | 富士通マイクロエレクトロニクス株式会社 | 半導体集積回路 |
| JP2005332903A (ja) | 2004-05-19 | 2005-12-02 | Matsushita Electric Ind Co Ltd | 半導体装置 |
| JP4539916B2 (ja) | 2005-01-19 | 2010-09-08 | ルネサスエレクトロニクス株式会社 | 半導体集積回路、半導体集積回路の設計方法、及び半導体集積回路の設計用プログラム |
| JP2008270319A (ja) * | 2007-04-17 | 2008-11-06 | Toshiba Corp | 半導体装置 |
| JP2009054702A (ja) | 2007-08-24 | 2009-03-12 | Panasonic Corp | 半導体集積回路 |
-
2009
- 2009-05-27 JP JP2009127377A patent/JP5190414B2/ja not_active Expired - Fee Related
- 2009-12-22 WO PCT/JP2009/007142 patent/WO2010137098A1/ja not_active Ceased
-
2011
- 2011-11-04 US US13/289,683 patent/US8710667B2/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2010278318A5 (enExample) | ||
| JP2009059921A5 (enExample) | ||
| JP2011118494A5 (ja) | タッチパネル | |
| JP2010278104A5 (enExample) | ||
| JP2014131041A5 (enExample) | ||
| JP2009049370A5 (enExample) | ||
| JP2009524910A5 (enExample) | ||
| JP2011151185A5 (ja) | 半導体装置 | |
| JP2017539090A5 (enExample) | ||
| WO2015015319A3 (en) | Architecture of spare wiring structures for improved engineering change orders | |
| JP2012015480A5 (enExample) | ||
| JP2010062530A5 (enExample) | ||
| EP2722740A3 (en) | Touch screen panel | |
| JP2011155251A5 (enExample) | ||
| JP2016012707A5 (enExample) | ||
| JP2013055318A5 (enExample) | ||
| JP2011023528A5 (enExample) | ||
| JP2016109791A5 (enExample) | ||
| JP2009223854A5 (enExample) | ||
| JP2011129729A5 (enExample) | ||
| JP2012169264A5 (enExample) | ||
| JP2013149758A5 (enExample) | ||
| JP2018198266A5 (enExample) | ||
| JP2011066223A5 (enExample) | ||
| JP2008153542A5 (enExample) |