JP2009223854A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2009223854A5 JP2009223854A5 JP2008070680A JP2008070680A JP2009223854A5 JP 2009223854 A5 JP2009223854 A5 JP 2009223854A5 JP 2008070680 A JP2008070680 A JP 2008070680A JP 2008070680 A JP2008070680 A JP 2008070680A JP 2009223854 A5 JP2009223854 A5 JP 2009223854A5
- Authority
- JP
- Japan
- Prior art keywords
- clock
- data processing
- processing device
- command
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008070680A JP5197080B2 (ja) | 2008-03-19 | 2008-03-19 | 半導体装置及びデータプロセッサ |
| US12/342,742 US7816795B2 (en) | 2008-03-19 | 2008-12-23 | Semiconductor device and data processor |
| US12/889,607 US8053911B2 (en) | 2008-03-19 | 2010-09-24 | Semiconductor device and data processor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008070680A JP5197080B2 (ja) | 2008-03-19 | 2008-03-19 | 半導体装置及びデータプロセッサ |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2009223854A JP2009223854A (ja) | 2009-10-01 |
| JP2009223854A5 true JP2009223854A5 (enExample) | 2011-04-21 |
| JP5197080B2 JP5197080B2 (ja) | 2013-05-15 |
Family
ID=41088262
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2008070680A Expired - Fee Related JP5197080B2 (ja) | 2008-03-19 | 2008-03-19 | 半導体装置及びデータプロセッサ |
Country Status (2)
| Country | Link |
|---|---|
| US (2) | US7816795B2 (enExample) |
| JP (1) | JP5197080B2 (enExample) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5332671B2 (ja) * | 2009-02-05 | 2013-11-06 | 株式会社リコー | メモリ制御装置及びその制御信号出力タイミングの調整方法 |
| JP5703206B2 (ja) * | 2011-12-19 | 2015-04-15 | 株式会社日立製作所 | 半導体装置、信号伝送システム及び信号伝送方法 |
| KR20140008745A (ko) * | 2012-07-11 | 2014-01-22 | 삼성전자주식회사 | 자기 메모리 장치 |
| US9397754B2 (en) * | 2012-07-25 | 2016-07-19 | Finisar Corporation | Linecards with pluggable interfaces for pluggable optical amplifiers and other pluggable devices |
| JP6200236B2 (ja) | 2013-08-09 | 2017-09-20 | ルネサスエレクトロニクス株式会社 | 電子装置 |
| WO2015095612A1 (en) * | 2013-12-18 | 2015-06-25 | Rambus Inc. | High capacity memory system with improved command-address and chip-select signaling mode |
| CN107111566B (zh) | 2014-12-19 | 2020-08-14 | 拉姆伯斯公司 | 用于存储器模块的动态随机存取存储器(dram)部件 |
| JP6543129B2 (ja) * | 2015-07-29 | 2019-07-10 | ルネサスエレクトロニクス株式会社 | 電子装置 |
| JP7681233B2 (ja) * | 2021-05-14 | 2025-05-22 | 京セラドキュメントソリューションズ株式会社 | 電子機器 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3718008B2 (ja) * | 1996-02-26 | 2005-11-16 | 株式会社日立製作所 | メモリモジュールおよびその製造方法 |
| JP4674850B2 (ja) * | 2005-02-25 | 2011-04-20 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
| JP4662474B2 (ja) * | 2006-02-10 | 2011-03-30 | ルネサスエレクトロニクス株式会社 | データ処理デバイス |
-
2008
- 2008-03-19 JP JP2008070680A patent/JP5197080B2/ja not_active Expired - Fee Related
- 2008-12-23 US US12/342,742 patent/US7816795B2/en not_active Expired - Fee Related
-
2010
- 2010-09-24 US US12/889,607 patent/US8053911B2/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2009223854A5 (enExample) | ||
| EP2249381A4 (en) | SEMICONDUCTOR CHIP AND SEMICONDUCTOR ARRANGEMENT | |
| JP2008193097A5 (enExample) | ||
| JP2011138101A5 (enExample) | ||
| TW200615636A (en) | Mounting structure, electro-optical device, and electronic apparatus | |
| TW200731487A (en) | A semiconductor device | |
| JP2013526770A5 (enExample) | ||
| JP2012069984A5 (enExample) | ||
| JP2015055896A5 (enExample) | ||
| TW200703616A (en) | Stacked type semiconductor device | |
| JP2014025846A5 (enExample) | ||
| ATE508617T1 (de) | Leiterplatte und herstellungsverfahren dafür | |
| JP2009158856A5 (enExample) | ||
| TW200713474A (en) | Relay board and semiconductor device having the relay board | |
| JP2013251303A5 (ja) | 半導体パッケージ、積層型半導体パッケージ及びプリント回路板 | |
| JP2016206342A5 (enExample) | ||
| WO2007050429A3 (en) | Array interconnect for improved directivity | |
| WO2011115440A3 (en) | Large capacity memory module mounting device for portable terminal | |
| JP2010278104A5 (enExample) | ||
| JP2014090170A5 (enExample) | ||
| TW200634832A (en) | Memory module routing | |
| TW200745874A (en) | Computer and main circuit board thereof | |
| JP2015052628A5 (enExample) | ||
| JP2019525472A5 (enExample) | ||
| WO2009078275A1 (ja) | 半導体装置 |